参数资料
型号: IDT70T651S12DRI
厂商: IDT, Integrated Device Technology Inc
文件页数: 13/27页
文件大小: 0K
描述: IC SRAM 9MBIT 12NS 208QFP
标准包装: 6
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,异步
存储容量: 9M(256K x 36)
速度: 12ns
接口: 并联
电源电压: 2.4 V ~ 2.6 V
工作温度: -40°C ~ 85°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
包装: 托盘
其它名称: 70T651S12DRI
IDT70T651/9S
High-Speed 2.5V 256/128K x 36 Asynchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Write Cycle No. 1, R/ W Controlled Timing (1,5,8)
t WC
ADDRESS
CE or SEM
BE n
OE
(9)
(9)
t AW
t HZ
(7)
t WP
t AS (6)
(2)
t WR
(3)
R/ W
t WZ (7)
t OW
(7)
DATA OUT
DATA IN
(4)
t DW
t DH
(4)
5632 drw 10
.
Timing Waveform of Write Cycle No. 2, CE Controlled Timing (1,5,8)
t WC
ADDRESS
t AW
CE or SEM
(9)
t AS
BE n (9)
R/ W
(6)
t EW (2)
t WR (3)
DATA IN
t DW
t DH
.
5632 drw 11
.
NOTES:
1. R/ W or CE or BE n = V IH during all address transitions for Write Cycles 1 and 2.
2. A write occurs during the overlap (t EW or t WP ) of a CE = V IL, BE n = V IL , and a R/ W = V IL for memory array writing cycle.
3. t WR is measured from the earlier of CE , BE n or R/ W (or SEM or R/ W ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM = V IL transition occurs simultaneously with or after the R/ W = V IL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/ W .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load
(Figure 1).
8. If OE = V IL during R /W controlled write cycle, the write pulse width must be the larger of t WP or (t WZ + t DW ) to allow the I/O drivers to turn off and data to be
placed on the bus for the required t DW . If OE = V IH during an R/ W controlled write cycle, this requirement does not apply and the write pulse can be as short as the
specified t WP .
9. To access RAM, CE = V IL and SEM = V IH . To access semaphore, CE = V IH and SEM = V IL . t EW must be met for either condition. CE = V IL when CE 0 = V IL
and CE 1 = V IH . CE = V IH when CE 0 = V IH and/or CE 1 = V IL .
13
相关PDF资料
PDF描述
IDT70T653MS12BCI IC SRAM 18MBIT 12NS 256BGA
IDT70V05L55G IC SRAM 64KBIT 55NS 68PGA
IDT70V06L55G IC SRAM 128KBIT 55NS 68PGA
IDT70V07L35G IC SRAM 256KBIT 35NS 68PGA
IDT70V08S15PF IC SRAM 512KBIT 15NS 100TQFP
相关代理商/技术参数
参数描述
IDT70T651S15BC 功能描述:IC SRAM 9MBIT 15NS 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T651S15BC8 功能描述:IC SRAM 9MBIT 15NS 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T651S15BF 功能描述:IC SRAM 9MBIT 15NS 208FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T651S15BF8 功能描述:IC SRAM 9MBIT 15NS 208FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70T651S15DR 功能描述:IC SRAM 9MBIT 15NS 208QFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)