- 您现在的位置：买卖IC网 > Datasheet目录329 > IDT70V7519S166DRI (IDT, Integrated Device Technology Inc)IC SRAM 9MBIT 166MHZ 208QFP Datasheet资料下载
参数资料
| 型号： | IDT70V7519S166DRI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 6/22页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 9MBIT 166MHZ 208QFP |
| 标准包装： | 6 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 双端口，同步 |
| 存储容量： | 9M（256K x 36） |
| 速度： | 166MHz |
| 接口： | 并联 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 208-BFQFP |
| 供应商设备封装： | 208-PQFP（28x28） |
| 包装： | 托盘 |
| 其它名称： | 70V7519S166DRI |
IDT70V7519S
High-Speed 256K x 36 Synchronous Bank-Switchable Dual-Port Static RAM
Truth Table I—Read/Write and Enable Control
Industrial and Commercial Temperature Ranges
(1,2,3,4)
Byte 3
Byte 2
Byte 1
Byte 0
OE 3
X
X
X
X
X
X
X
X
X
X
L
L
L
L
L
L
L
H
CLK
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
↑
X
CE 0
H
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
X
CE 1
X
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
X
BE 3
X
X
H
H
H
H
L
H
L
L
H
H
H
L
H
L
L
X
BE 2
X
X
H
H
H
L
H
H
L
L
H
H
L
H
H
L
L
X
BE 1
X
X
H
H
L
H
H
L
H
L
H
L
H
H
L
H
L
X
BE 0
X
X
H
L
H
H
H
L
H
L
L
H
H
H
L
H
L
X
R/ W
X
X
X
L
L
L
L
L
L
L
H
H
H
H
H
H
H
X
I/O 27-35
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
D IN
High-Z
D IN
D IN
High-Z
High-Z
High-Z
D OUT
High-Z
D OUT
D OUT
High-Z
I/O 18-26
High-Z
High-Z
High-Z
High-Z
High-Z
D IN
High-Z
High-Z
D IN
D IN
High-Z
High-Z
D OUT
High-Z
High-Z
D OUT
D OUT
High-Z
I/O 9-17
High-Z
High-Z
High-Z
High-Z
D IN
High-Z
High-Z
D IN
High-Z
D IN
High-Z
D OUT
High-Z
High-Z
D OUT
High-Z
D OUT
High-Z
I/O 0-8
High-Z
High-Z
High-Z
D IN
High-Z
High-Z
High-Z
D IN
High-Z
D IN
D OUT
High-Z
High-Z
High-Z
D OUT
High-Z
D OUT
High-Z
MODE
Deselected –Power Down
Deselected –Power Down
All Bytes Deselected
Write to Byte 0 Only
Write to Byte 1 Only
Write to Byte 2 Only
Write to Byte 3 Only
Write to Lower 2 Bytes Only
Write to Upper 2 bytes Only
Write to All Bytes
Read Byte 0 Only
Read Byte 1 Only
Read Byte 2 Only
Read Byte 3 Only
Read Lower 2 Bytes Only
Read Upper 2 Bytes Only
Read All Bytes
Outputs Disabled
NOTES:
1. "H" = V IH, "L" = V IL, "X" = Don't Care.
2. ADS , CNTEN , REPEAT are set as appropriate for address access. Refer to Truth Table II for details.
3. OE is an asynchronous input signal.
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.
Truth Table II—Address and Address Counter Control (1,2,7)
5618 tbl 02
Previous
Addr
L
L
L
Address
An
X
X
X
Address
X
An
An + 1
X
Used
An
An + 1
An + 1
An
CLK
↑
↑
↑
↑
ADS
(4)
H
H
X
CNTEN
X
(5)
H
X
REPEAT (6)
H
H
H
(4)
I/O (3)
D I/O (n)
D I/O (n+1)
D I/O (n+1)
D I/O (0)
MODE
External Address Used
Counter Enabled—Internal Address generation
External Address Blocked —Counter disab led (An + 1 reused)
Counter Set to last valid ADS load
NOTES:
5618 tbl 03
1. "H" = V IH, "L" = V IL, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/ W , CE 0 , CE 1 , BE n and OE .
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
4. ADS and REPEAT are independent of all other memory control signals including CE 0 , CE 1 and BE n
5. The address counter advances if CNTEN = V IL on the rising edge of CLK, regardless of all other memory control signals including CE 0 , CE 1 , BE n.
6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS . This value is not set at power-up: a known location should be loaded
via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.
7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address
FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer
to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BA 0L
- BA 5L ≠ BA 0R - BA 5R ), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.
6.42
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V7599S133DRI | IC SRAM 4MBIT 133MHZ 208QFP |
| IDT70V9089L6PF | IC SRAM 512KBIT 6NS 100TQFP |
| IDT70V9169L7BFI | IC SRAM 144KBIT 7NS 100FBGA |
| IDT70V9189L9PFI | IC SRAM 576KBIT 9NS 100TQFP |
| IDT70V9199L9PFI | IC SRAM 1.125MBIT 9NS 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT70V7519S200BC | 功能描述:IC SRAM 9MBIT 200MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| IDT70V7519S200BC8 | 功能描述:IC SRAM 9MBIT 200MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| IDT70V7519S200BCG | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 9MBIT 200MHZ 256CABGA |
| IDT70V7519S200BCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 9MBIT 200MHZ 256CABGA |
| IDT70V7599S133BC | 功能描述:IC SRAM 4MBIT 133MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C，2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。