- 您现在的位置：买卖IC网 > PDF目录9951 > IDT72825LB25BG8 (IDT, Integrated Device Technology Inc)IC FIFO SYNC DL 1024X18 121BGA PDF资料下载
参数资料
| 型号： | IDT72825LB25BG8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 2/26页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SYNC DL 1024X18 121BGA |
| 标准包装： | 1,000 |
| 系列： | 7200 |
| 功能： | 同步 |
| 存储容量： | 18.4K（1K x 18） |
| 数据速率： | 40MHz |
| 访问时间： | 25ns |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 121-BBGA |
| 供应商设备封装： | 121-PBGA（15x15） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72825LB25BG8 |
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72805LB/72815LB/72825LB/72835LB/72845LB CMOS Dual SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
10
JANUARY 13, 2009
Figure 2. Writing to Offset Registers
LD
WEN
WCLK
Selection
0
Writing to offset registers:
Empty Offset
Full Offset
0
1
No Operation
1
0
Write Into FIFO
1
No Operation
Figure 3. Offset Register Location and Default Values
NOTE:
1.
The same selection sequence applies to reading from the registers.
REN is enabled and
read is performed on the LOW-to-HIGH transition of RCLK.
NOTE:
1. Any bits of the offset register not being programmed should be set to zero.
SIGNAL DESCRIPTIONS:
INPUTS:
DATA IN (D0 - D17)
Data inputs for 18-bit wide data.
CONTROLS:
RESET (
RSA/RSB)
Reset is accomplished whenever the Reset (
RSA/RSB) input is taken to
a LOW state. During reset, both internal read and write pointers are set to
the first location. A reset is required after power-up before a write operation
can take place. The Half-Full flag (
HFA/HFB) and Programmable Almost-
Full flag (
PAFA/PAFB) will be reset to HIGH after tRSF. The Programmable
Almost-Empty flag (
PAEA/PAEB) will be reset to LOW after tRSF. The Full
Flag (
FFA/FFB) will reset to HIGH. The Empty Flag (EFA/EFB) will reset to
LOW in IDT Standard mode but will reset to HIGH in FWFT mode. During
reset, the output register is initialized to all zeros and the offset registers are
initialized to their default values.
WRITE CLOCK (WCLKA/WCLKB)
A write cycle is initiated on the LOW-to-HIGH transition of the Write
Clock (WCLKA/WCLKB). Data setup and hold times must be met with
respect to the LOW-to-HIGH transition of WCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (
WENA/WENB)
When the
WENA/WENB input is LOW, data may be loaded into the FIFO
RAM array on the rising edge of every WCLK cycle if the device is not full.
Data is stored in the RAM array sequentially and independently of any
ongoing read operation.
When
WEN is HIGH, no new data is written in the RAM array on each
WCLK cycle.
To prevent data overflow in the IDT Standard Mode,
FF will go LOW,
inhibiting further write operations. Upon the completion of a valid read cycle,
FF will go HIGH allowing a write to occur. The FF flag is updated on the rising
edge of WCLK.
To prevent data overflow in the FWFT mode, Input Ready (
IRA,IRB) will
go HIGH, inhibiting further write operations. Upon the completion of a valid
read cycle,
IR will go LOW allowing a write to occur. The IR flag is updated
on the rising edge of WCLK.
WEN is ignored when the FIFO is full in either FWFT or IDT Standard
mode.
READ CLOCK (RCLKA/RCLKB)
Data can be read on the outputs on the LOW-to-HIGH transition of the
Read clock (RCLKA/RCLKB), when Output Enable (
OEA/OEB) is set LOW.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (
RENA/RENB)
When Read Enable (
RENA/RENB) is LOW, data is loaded from the RAM
array into the output register on the rising edge of every RCLK cycle if the
device is not empty.
When the
REN input is HIGH, the output register holds the previous data
and no new data is loaded into the output register. The data outputs Q0-Qn
maintain the previous data value.
In the IDT Standard mode, every word accessed at Qn, including the first
word written to an empty FIFO, must be requested using
REN. When the
last word has been read from the FIFO, the Empty Flag (
EFA/EFB) will go
LOW, inhibiting further read operations.
REN is ignored when the FIFO is
empty. Once a write is performed,
EF will go HIGH allowing a read to occur.
The
EF flag is updated on the rising edge of RCLK.
In the FWFT mode, the first word written to an empty FIFO automatically
goes to the outputs Qn, on the third valid LOW to HIGH transition of RCLK
+ tSKEW after the first write.
REN does not need to be asserted LOW. In order
to access all other words, a read must be executed using
REN. The RCLK
LOW to HIGH transition after the last word has been read from the FIFO,
Output Ready (
ORA/ORB) will go HIGH with a true read (RCLK with REN
= LOW), inhibiting further read operations.
REN is ignored when the FIFO
is empty.
OUTPUT ENABLE (
OEA/OEB)
When Output Enable (
OEA/OEB) is enabled (LOW), the parallel output
buffers receive data from the output register. When
OE is disabled (HIGH),
the Q output data bus is in a high-impedance state.
LOAD (
LDA/LDB)
The IDT72805LB/72815LB/72825LB/72835LB/72845LB devices con-
tain two 12-bit offset registers with data on the inputs, or read on the outputs.
When the Load (
LDA/LDB) pin is set LOW and WEN is set LOW, data on
the inputs D0-D11 is written into the Empty Offset register on the first LOW-
to-HIGH transition of the Write clock (WCLK). When the
LD pin and WEN
are held LOW then data is written into the Full Offset register on the second
LOW-to-HIGH transition of WCLK. The third transition of WCLK again writes
to the Empty Offset register.
However, writing all offset registers does not have to occur at one time.
One or two offset registers can be written and then by bringing the
LD pin
HIGH, the FIFO is returned to normal read/write operation. When the
LD pin
is set LOW, and
WEN is LOW, the next offset register in sequence is written.
EMPTY OFFSET REGISTER
17
11
0
FULL OFFSET REGISTER
17
11
0
DEFAULT VALUE
001FH (72805) 003FH (72815):
007FH (72825/72835/72845)
DEFAULT VALUE
001FH (72805) 003FH (72815):
007FH (72825/72835/72845)
3139 drw 04
相关PDF资料 |
PDF描述 |
|---|---|
| MS27468T15F15P | CONN RCPT 15POS JAM NUT W/PINS |
| MS3100F20-23P | CONN RCPT 2POS WALL MNT W/PINS |
| IDT72615L25J8 | IC FIFO BY SYNC 512X18X2 68PLCC |
| V72B36M250BG2 | CONVERTER MOD DC/DC 36V 250W |
| IDT72V3670L6PF8 | IC FIFO SS 8192X36 6NS 128-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72825LB25PF | 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72825LB25PF8 | 功能描述:IC FIFO SYNC DL 1024X18 128TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT7282L12PA | 功能描述:IC FIFO 1KX9 12NS 56TSSOP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT7282L12PA8 | 功能描述:IC FIFO 1KX9 12NS 56TSSOP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
| IDT7282L12PAG | 功能描述:IC FIFO 1KX9 12NS 56TSSOP RoHS:是 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:7200 标准包装:80 系列:7200 功能:同步 存储容量:18.4K（1K x 18） 数据速率:- 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（10x10） 包装:托盘 其它名称:72225LB10TF |
发布紧急采购，3分钟左右您将得到回复。