- 您现在的位置：买卖IC网 > PDF目录10009 > IDT72V261LA20PF8 (IDT, Integrated Device Technology Inc)IC FIFO SS 8192X18 20NS 64QFP PDF资料下载
参数资料
| 型号： | IDT72V261LA20PF8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 6/27页 |
| 文件大小： | 0K |
| 描述： | IC FIFO SS 8192X18 20NS 64QFP |
| 标准包装： | 750 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 144K（8K x 18） |
| 数据速率： | 50MHz |
| 访问时间： | 20ns |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 72V261LA20PF8 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V261LA/72V271LA
3.3 VOLT CMOS SuperSync FIFO 16,384 x 9 and 32,768 x 9
14
JANUARY 30, 2009
FWFT mode, the total number of writes necessary to deassert
IR is one
greater than needed to assert
FF in IDT Standard mode.
FF/IR is synchronous and updated on the rising edge of WCLK. FF/
IR are double register-buffered outputs.
EMPTY FLAG (
EF/OR)
This is a dual purpose pin. In the IDT Standard mode, the Empty
Flag (
EF) function is selected. When the FIFO is empty, EF will go
LOW, inhibiting further read operations. When
EF is HIGH, the FIFO is
not empty. See Figure 8, Read Cycle, Empty Flag and First Word
Latency Timing (IDT Standard Mode), for the relevant timing informa-
tion.
In FWFT mode, the Output Ready (
OR) function is selected. OR
goes LOW at the same time that the first word written to an empty FIFO
appears valid on the outputs.
OR stays LOW after the RCLK LOW to
HIGH transition that shifts the last word from the FIFO memory to the
outputs.
OR goes HIGH only with a true read (RCLK with REN =
LOW). The previous data stays at the outputs, indicating the last word
was read. Further data reads are inhibited until
OR goes LOW again.
See Figure 10, Read Timing (FWFT Mode), for the relevant timing
information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In IDT Standard mode,
EF is a double register-buffered output. In
FWFT mode,
OR is a triple register-buffered output.
PROGRAMMABLE ALMOST-FULL FLAG (
PAF)
The Programmable Almost-Full flag (
PAF) will go LOW when the
FIFO reaches the almost-full condition. In IDT Standard mode, if no
reads are performed after reset (
MRS), PAF will go LOW after (D - m)
words are written to the FIFO. The
PAF will go LOW after (16,384-m)
writes for the IDT72V261LA and (32,768-m) writes for the IDT72V271LA.
The offset “m” is the full offset value. The default setting for this value is
stated in the footnote of Table 1.
In FWFT mode, the
PAF will go LOW after (16,385-m) writes for
the IDT72V261LA and (32,769-m) writes for the IDT72V271LA, where
m is the full offset value. The default setting for this value is stated in
the footnote of Table 2.
See Figure 16, Programmable Almost-Full Flag Timing (IDT Stan-
dard and FWFT Mode), for the relevant timing information.
PAF is synchronous and updated on the rising edge of WCLK.
PROGRAMMABLE ALMOST-EMPTY FLAG (
PAE)
The Programmable Almost-Empty flag (
PAE) will go LOW when the
FIFO reaches the almost-empty condition. In IDT Standard mode,
PAE
will go LOW when there are n words or less in the FIFO. The offset “n”
is the empty offset value. The default setting for this value is stated in
the footnote of Table 1.
In FWFT mode, the
PAE will go LOW when there are n+1 words or
less in the FIFO. The default setting for this value is stated in the
footnote of Table 2.
See Figure 17, Programmable Almost-Empty Flag Timing (IDT
Standard and FWFT Mode), for the relevant timing information.
PAE is synchronous and updated on the rising edge of RCLK.
HALF-FULL FLAG (
HF)
This output indicates a half-full FIFO. The rising WCLK edge that fills
the FIFO beyond half-full sets
HF LOW. The flag remains LOW until the
difference between the write and read pointers becomes less than or
equal to half of the total depth of the device; the rising RCLK edge that
accomplishes this condition sets
HF HIGH.
In IDT Standard mode, if no reads are performed after reset (
MRS or
PRS), HF will go LOW after (D/2 + 1) writes to the FIFO, where
D = 16,384 for the IDT72V261LA and 32,768 for the IDT72V271LA.
In FWFT mode, if no reads are performed after reset (
MRS or PRS),
HF will go LOW after (D-1/2 + 2) writes to the FIFO, where D = 16,385
for the IDT72V261LA and 32,769 for the IDT72V271LA.
See Figure 18, Half-Full Flag Timing (IDT Standard and FWFT Modes),
for the relevant timing information. Because
HF is updated by both
RCLK and WCLK, it is considered asynchronous.
DATA OUTPUTS (Q0-Q8)
(Q0 - Q8) are data outputs for 9-bit wide data.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V255LA20PF8 | IC FIFO SS 8192X18 20NS 64-TQFP |
| VI-262-IW-F4 | CONVERTER MOD DC/DC 15V 100W |
| IDT72261LA20PF8 | IC FIFO 8192X18 LP 20NS 64QFP |
| MS27466E15F15P | CONN RCPT 15POS WALL MT W/PINS |
| VI-262-IW-F3 | CONVERTER MOD DC/DC 15V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V261LA20TF | 功能描述:IC FIFO SS 8192X18 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V261LA20TF8 | 功能描述:IC FIFO SS 8192X18 20NS 64QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V263L10PF | 功能描述:IC FIFO 8192X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V263L10PF8 | 功能描述:IC FIFO 8192X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V263L10PFI | 功能描述:IC FIFO 8192X18 10NS 80QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
发布紧急采购，3分钟左右您将得到回复。