- 您现在的位置：买卖IC网 > PDF目录10175 > IDT72V36110L7-5PFGI (IDT, Integrated Device Technology Inc)3.3V SUPERSYNC II 36BIT FIFO PDF资料下载
参数资料
| 型号： | IDT72V36110L7-5PFGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 13/48页 |
| 文件大小： | 0K |
| 描述： | 3.3V SUPERSYNC II 36BIT FIFO |
| 标准包装： | 36 |
| 系列： | 72V |
| 功能： | 同步 |
| 存储容量： | 4.7M（131K x 36） |
| 数据速率： | 166MHz |
| 访问时间： | 5ns |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-TQFP（14x20） |
| 包装： | 托盘 |
| 其它名称： | 800-2593 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
20
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC IITM 36-BIT FIFO
65,536 x 36 and 131,072 x 36
OCTOBER 22, 2008
SIGNAL DESCRIPTION
INPUTS:
DATA IN (D0 - Dn)
Data inputs for 36-bit wide data (D0 - D35), data inputs for 18-bit wide data
(D0 - D17) or data inputs for 9-bit wide data (D0 - D8).
CONTROLS:
MASTER RESET (
MRS )
AMasterResetisaccomplishedwheneverthe
MRSinputistakentoaLOW
state.Thisoperationsetstheinternalreadandwritepointerstothefirstlocation
of the RAM array.
PAE will go LOW, PAF will go HIGH, and HF will go HIGH.
If FWFT/SI is LOW during Master Reset then the IDT Standard mode,
along with
EF and FF are selected. EF will go LOW and FF will go HIGH. If
FWFT/SI is HIGH, then the First Word Fall Through mode (FWFT), along with
IR and OR, are selected. OR will go HIGH and IR will go LOW.
All control settings such as OW, IW, BM,
BE,RM,PFMandIParedefined
during the Master Reset cycle.
DuringaMasterReset,theoutputregisterisinitializedtoallzeroes.AMaster
Reset is required after power up, before a write operation can take place.
MRS
is asynchronous.
See Figure 5, Master Reset Timing, for the relevant timing diagram.
PARTIAL RESET (
PRS)
APartialResetisaccomplishedwheneverthe
PRS inputistakentoaLOW
state. As in the case of the Master Reset, the internal read and write pointers
are set to the first location of the RAM array,
PAEgoesLOW, PAFgoesHIGH,
and
HF goes HIGH.
Whichever mode is active at the time of Partial Reset, IDT Standard mode
or First Word Fall Through, that mode will remain selected. If the IDT Standard
mode is active, then
FFwillgoHIGHandEFwillgoLOW. IftheFirstWordFall
Through mode is active, then
OR will go HIGH, and IR will go LOW.
Following Partial Reset, all values held in the offset registers remain
unchanged. The programming method (parallel or serial) currently active at
the time of Partial Reset is also retained. The output register is initialized to all
zeroes.
PRS is asynchronous.
A Partial Reset is useful for resetting the device during the course of
operation,whenreprogrammingprogrammableflagoffsetsettingsmaynotbe
convenient.
See Figure 6, Partial Reset Timing, for the relevant timing diagram.
ASYNCHRONOUS WRITE (
ASYW)
The write port can be configured for either Synchronous or Asynchronous
mode of operation. If during Master Reset the
ASYW input is LOW, then
Asynchronousoperationofthewriteportwillbeselected.DuringAsynchronous
operation of the write port the WCLK input becomes WR input, this is the
Asynchronous write strobe input. A rising edge on WR will write data present
on the Dn inputs into the FIFO. (
WEN must be tied LOW when using the write
port in Asynchronous mode).
When the write port is configured for Asynchronous operation the full flag
(
FF)operatesinanasynchronousmanner,thatis,thefullflagwillbeupdated
basedinbothawriteoperationandreadoperation.Note,ifAsynchronousmode
is selected, FWFT is not permissable. Refer to Figures 23, 24, 27 and 28 for
relevant timing and operational waveforms.
ASYNCHRONOUS READ (
ASYR)
The read port can be configured for either Synchronous or Asynchronous
mode of operation. If during a Master Reset the
ASYR input is LOW, then
Asynchronousoperationofthereadportwillbeselected.DuringAsynchronous
operation of the read port the RCLK input becomes RD input, this is the
Asynchronous read strobe input. A rising edge on RD will read data from the
FIFO via the output register and Qn port. (
REN must be tied LOW during
Asynchronous operation of the read port).
The
OE input provides three-state control of the Qn output bus, in an
asynchronous manner.
When the read port is configured for Asynchronous operation the device
must be operating on IDT standard mode, FWFT mode is not permissible if the
readportisAsynchronous.TheEmptyFlag(
EF)operatesinanAsynchronous
manner, that is, the empty flag will be updated based on both a read operation
and a write operation. Refer to figures 25, 26, 27 and 28 for relevant timing and
operational waveforms.
RETRANSMIT (
RT )
The Retransmit operation allows data that has already been read to be
accessed again. There are 2 modes of Retransmit operation, normal latency
and zero latency. There are two stages to Retransmit: first, a setup procedure
that resets the read pointer to the first location of memory, then the actual
retransmit, which consists of reading out the memory contents, starting at the
beginning of the memory.
Retransmitsetupisinitiatedbyholding
RTLOWduringarising RCLKedge.
REN andWEN must be HIGH before bringingRT LOW. Whenzerolatencyis
utilized,
REN does not need to be HIGH before bringing RT LOW.
If IDT Standard mode is selected, the FIFO will mark the beginning of the
Retransmitsetupbysetting
EFLOW. Thechangeinlevelwillonlybenoticeable
if
EF was HIGH before setup. During this period, the internal read pointer is
initialized to the first location of the RAM array.
When
EF goes HIGH, Retransmit setup is complete and read operations
may begin starting with the first location in memory. Since IDT Standard mode
is selected, every word read including the first word following Retransmit setup
requires a LOW on
REN to enable the rising edge of RCLK. See Figure 11,
Retransmit Timing (IDT Standard Mode), for the relevant timing diagram.
IfFWFTmodeisselected,theFIFOwillmarkthebeginningoftheRetransmit
setup by setting
OR HIGH. During this period, the internal read pointer is set
to the first location of the RAM array.
When
ORgoesLOW,Retransmitsetupiscomplete;atthesametime,the
contentsofthefirstlocationappearontheoutputs. SinceFWFTmodeisselected,
the first word appears on the outputs, no LOW on
RENisnecessary.Reading
all subsequent words requires a LOW on
REN to enable the rising edge of
RCLK.SeeFigure12,RetransmitTiming(FWFTMode),fortherelevanttiming
diagram.
In Retransmit operation, zero latency mode can be selected using the
Retransmit Mode (RM) pin during a Master Reset. This can be applied to both
IDT Standard mode and FWFT mode.
FIRST WORD FALL THROUGH/SERIAL IN (FWFT/SI)
This is a dual purpose pin. During Master Reset, the state of the FWFT/
SI input determines whether the device will operate in IDT Standard mode or
First Word Fall Through (FWFT) mode.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BNZ-MV-F4 | CONVERTER MOD DC/DC 2V 60W |
| VE-B7R-MY | CONVERTER MOD DC/DC 7.5V 50W |
| ADM213ARSZ-REEL | IC TXRX RS-232 5V 0.1UF 28SSOP |
| VI-254-IU-F2 | CONVERTER MOD DC/DC 48V 200W |
| ADM213EARZ-REEL | IC TXRX RS-232 5V 0.1UF 28SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT72V36110L7-5PFI | 功能描述:IC FIFO 131KX36 7-5NS 128QFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:15 系列:74F 功能:异步 存储容量:256（64 x 4） 数据速率:- 访问时间:- 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:24-DIP（0.300"，7.62mm） 供应商设备封装:24-PDIP 包装:管件 其它名称:74F433 |
| IDT72V3611L12PQF | 制造商:Integrated Device Technology Inc 功能描述:72V3611L12PQF |
| IDT72V3611L15PF | 功能描述:IC FIFO SYNC 64X36 15NS 120-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3611L15PF8 | 功能描述:IC FIFO SYNC 64X36 15NS 120-TQFP RoHS:否 类别:集成电路 (IC) >> 逻辑 - FIFO 系列:72V 标准包装:90 系列:7200 功能:同步 存储容量:288K（16K x 18） 数据速率:100MHz 访问时间:10ns 电源电压:4.5 V ~ 5.5 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:64-LQFP 供应商设备封装:64-TQFP（14x14） 包装:托盘 其它名称:72271LA10PF |
| IDT72V3611L15PFG | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 64X36 15NS 120TQFP |
发布紧急采购，3分钟左右您将得到回复。