- 您现在的位置：买卖IC网 > PDF目录9970 > IDT82V2048BB (IDT, Integrated Device Technology Inc)IC LIU T1/E1 8CH SHORT 160-BGA PDF资料下载
参数资料
| 型号： | IDT82V2048BB |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 7/62页 |
| 文件大小： | 0K |
| 描述： | IC LIU T1/E1 8CH SHORT 160-BGA |
| 标准包装： | 14 |
| 类型： | 线路接口装置（LIU） |
| 规程： | E1 |
| 电源电压： | 3.13 V ~ 3.47 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 160-BGA |
| 供应商设备封装： | 160-PBGA（15x15） |
| 包装： | 托盘 |
| 其它名称： | 82V2048BB |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
15
IDT82V2048 OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT
INDUSTRIAL TEMPERATURE RANGES
2.4.3
B8ZS/HDB3/AMI LINE CODE RULE
Selectable B8ZS/HDB3 and AMI line coding/decoding is provided
when the device is configured in single rail mode. B8ZS rules for T1 and
HDB3 rules for E1 are enabled by setting bit CODE in register GCF to ‘0’
or pulling pin CODE low. AMI rule is enabled by setting bit CODE in
register GCF to ‘1’ or pulling pin CODE high. The settings affect all eight
channels.
Individual line code rule selection for each channel, if needed, is
available by setting bit SINGn in register e-SING to ‘1’ (to activate bit
CODEn in register e-CODE) and programming bit CODEn to select line
code rules in the corresponding channel: ‘0’ for B8ZS/HDB3, while ‘1’ for
AMI. In this case, the value in bit CODE in register GCF or pin CODE for
global control is unaffected in the corresponding channel and only affect
in other channels.
In dual rail mode, the decoder/encoder are bypassed. Bit CODE in
register GCF, bit CODEn in register e-CODE and pin CODE are ignored.
The configuration of the line code rule is summarized in Table-5.
2.4.4
LOSS OF SIGNAL (LOS) DETECTION
The Loss of Signal Detector monitors the amplitude and density of
the received signal on receiver line before the transformer (measured on
port A, B shown in Figure-14). The loss condition is reported by pulling
pin LOSn high. At the same time, LOS alarm registers track LOS condi-
tion. When LOS is detected or cleared, an interrupt will generate if not
masked. In host mode, the detection supports the ANSI T1.231 for T1
mode, ITU G.775 and ETSI 300 233 for E1 mode. In hardware mode, it
supports the ITU G.775 and ANSI T1.231.
Table-6 summarizes the conditions of LOS in clock recovery mode.
During LOS, the RDPn/RDNn continue to output the sliced data
when bit AISE in register GCF is set to ‘0’ or output all ones as AIS
(alarm indication signal) when bit AISE is set to ‘1’. The RCLKn is
replaced by MCLK only if the bit AISE is set.
2.4.5
ALARM INDICATION SIGNAL (AIS) DETECTION
Alarm Indication Signal is available only in host mode with clock
recovery, as shown in Table-7.
2.4.6
ERROR DETECTION
The device can detect excessive zeros, bipolar violation and B8ZS/
host mode, the e-CZER and e-CODV are used to determine whether
excessive zeros and code violation are reported respectively. When the
device is configured in AMI decoding mode, only bipolar violation can be
reported.
The error detection is available only in single rail mode in which the
pin CVn/RDNn is used as error report output (CVn pin).
The configuration and report status of error detection are summa-
rized in Table-8.
Table-5 Configuration of the Line Code Rule
Hardware Mode
Host Mode
CODE
Line Code Rule
CODE in GCF
CODEn in e-CODE
SINGn in e-SING
Line Code Rule
Low
All channels in B8ZS/HDB3
00/1
0
All channels in B8ZS/HDB3
00
1
10/1
0
All channels in AMI
High
All channels in AMI
11
1
01
1
CHn in AMI
1
0
1
CHn in B8ZS/HDB3
Table-6 LOS Condition in Clock Recovery Mode
Standard
Signal on
LOSn
ANSI T1.231 for T1
G.775 for E1
ETSI 300 233 for E1
LOS
Detected
Continuous Intervals
175
32
2048 (1 ms)
High
Amplitude(1)
1. LOS levels at device (RTIPn, RRINGn) with all ones signal. For more detail regarding the LOS parameters, please refer to Receiver Characteristics on page 49.
below typical 200 mVp
LOS
Cleared
Density
12.5% (16 marks in a sliding 128-bit
period) with no more than 99 contin-
uous zeros
12.5% (4 marks in a sliding 32-bit
period) with no more than 15 con-
tinuous zeros
12.5% (4 marks in a sliding 32-bit
period) with no more than 15 con-
tinuous zeros
Low
Amplitude(1)
exceed typical 250 mVp
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72T3645L6-7BB | IC FIFO 1024X36 6-7NS 208-BGA |
| MAX11208AEUB+T | IC ADC 19BIT SRL 120SPS 10UMAX |
| MS27508E10B35SB | CONN RCPT 13POS BOX MNT W/SCKT |
| MAX11203EEE+T | IC ADC 16BIT SPI/SRL 16QSOP |
| IDT723633L12PF | IC FIFO SYNC 512X36 128-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82V2048BBG | 功能描述:IC LIU T1/E1 8CH SHORT 160-BGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2048DA | 功能描述:IC LIU T1/E1 8CH SHORT 144-TQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2048DAG | 功能描述:IC LIU T1/E1 8CH SHORT 144-TQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| IDT82V2048E | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT |
| IDT82V2048EBB | 功能描述:IC LIU T1/E1 8CH SHORT 208-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:250 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。