- 您现在的位置：买卖IC网 > PDF目录65593 > IDTCSP5991-7JRI (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 PDF资料下载
参数资料
| 型号： | IDTCSP5991-7JRI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 1/8页 |
| 文件大小： | 123K |
| 代理商： | IDTCSP5991-7JRI |
1
COMMERCIALANDINDUSTRIALTEMPERATURERANGES
IDTCSP5991
PROGRAMMABLESKEWPLLCLOCKDRIVERTURBOCLOCK
GND/sO E
1Q0
Skew
Select
1Q1
1F1:0
3
2Q0
Skew
Select
2Q1
2F1:0
FS
3
REF
PLL
FB
3
3Q0
Skew
Select
3Q1
3F1:0
3
4Q0
4Q1
Skew
Select
4F1:0
3
VCCQ /P E
FEBRUARY 2000
2000
Integrated Device Technology, Inc.
DSC-5809/-
c
IDTCSP5991
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
PROGRAMMABLE SKEW
PLL CLOCK DRIVER
TURBOCLOCK
DESCRIPTION:
The CSP5991 is a high fanout PLL based clock driver intended for
high performance computing and data-communications applications. A
key feature of the programmable skew is the ability of outputs to lead or
lag the REF input signal. The CSP5991 has eight programmable skew
outputs in four banks of 2. Skew is controlled by 3-level input signals
that may be hard-wired to appropriate HIGH-MID-LOW levels.
The CSP5991 maintains Cypress CY7B991 compatibility while pro-
viding two additional features: Synchronous Output Enable (GND/
sOE),
and Positive/Negative Edge Synchronization (VCCQ/PE). When the GND/
sOE pin is held low, all the outputs are synchronously enabled (CY7B991
compatibility). However, if GND/
sOE is held high, all the outputs except
3Q0 and 3Q1 are synchronously disabled.
Furthermore, when the VCCQ/PE is held high, all the outputs are
synchronized with the positive edge of the REF clock input (CY7B991
compatibility). When VCCQ/PE is held low, all the outputs are synchro-
nized with the negative edge of REF.
FEATURES:
4 pairs of programmable skew outputs
Low skew: 200ps same pair, 250ps all outputs
Selectable positive or negative edge synchronization:
Excellent for DSP applications
Synchronous output enable
Output frequency: 6.25MHz to 100MHz
2x, 4x, 1/2, and 1/4 outputs
5V with TTL outputs
3 skew grades:
CSP5991-2: tSKEW0<250ps
CSP5991-5: tSKEW0<500ps
CSP5991-7: tSKEW0<750ps
3-level inputs for skew and PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
46mA IOLhigh drive outputs
Low Jitter: <200ps peak-to-peak
Outputs drive 50
terminatedlines
Pin compatible with Cypress CY7B991
Available in PLCC Package
FUNCTIONAL BLOCK DIAGRAM
相关PDF资料 |
PDF描述 |
|---|---|
| IDTCSP5991-2JR | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| IDTCSP59910-5SO | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDTCSP59910-7SO | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDTCSP5992-2JR | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| IDTCSP5992-5JRI | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDTCSPF2510C | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGG | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGGI | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
| IDTCSPF2510CPGI | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:3.3V PHASE-LOCK LOOP CLOCK DRIVER |
发布紧急采购，3分钟左右您将得到回复。