- 您现在的位置：买卖IC网 > PDF目录67123 > IMISC680CYB LOW SKEW CLOCK DRIVER, PDSO48 PDF资料下载
参数资料
| 型号： | IMISC680CYB |
| 元件分类： | 时钟及定时 |
| 英文描述： | LOW SKEW CLOCK DRIVER, PDSO48 |
| 封装： | SSOP-48 |
| 文件页数： | 3/8页 |
| 文件大小： | 109K |
| 代理商： | IMISC680CYB |
SC680C
I
2C System Clock Buffer
Approved Product
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
Rev.2.3
8/12/98
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Page 3 of 8
2-WIRE I
2C CONTROL INTERFACE
The 2-wire control interface implements a write only slave interface. The device cannot be read back. Sub-addressing is
not supported, thus all preceeding bytes must be sent in order to change one of the control bytes. The 2-wire control
interface allows each clock output to be individually enabled or disabled.
During normal data transfer, the SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK
is high. There are two exceptions to this. A high to low transition on SDATA while SDCLK is high is used to indicate the
start of a data transfer cycle. A low to high transition on SDATA while SDCLK is high indicates the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge is generated. The first byte of a transfer
cycle is a 7-bit address with a Read/Write bit as the LSB. Data is transferred MSB first.
The device will respond to writes to 10 bytes (max) of data to address D2 by generating the acknowledge (low) signal on
the SDATA wire following reception of each byte.
The device will not respond to any other control interface conditions.
Previously set control registers are retained.
SERIAL CONTROL REGISTERS
NOTE: The Pin# column lists the affected pin number where applicable. The @Pup column gives the state at true
power up. Bytes are set to the values shown only on true power up, and not when the PWR_DWN# pin is activated.
Following the acknowledge of the Address Byte (D2), two additional bytes must be sent:
1) “Command Code “ byte, and
2) “Byte Count” byte.
Although the data (bits) in these two bytes are considered “don’t care”, they must be sent and will be acknowledged.
After the Command Code and the Count bytes have been acknowledged, the below desrcibed sequence (Byte 0, Byte 1,
Byte2, ....) will be valid and acknowledged.
Byte 2: Function Select Register(1 = enable, 0 = Stopped)
Bit
@Pup
Pin#
Description
7
1
18
CLK8 (Active = 1, Forced low = 0)
6
1
17
CLK7 (Active = 1, Forced low = 0)
5
1
14
CLK6 (Active = 1, Forced low = 0)
4
1
13
CLK5 (Active = 1, Forced low = 0)
3
1
9
CLK4 (Active = 1, Forced low = 0)
2
1
8
CLK3 (Active = 1, Forced low = 0)
1
5
CLK2 (Active = 1, Forced low = 0)
0
1
4
CLK1 (Active = 1, Forced low = 0)
相关PDF资料 |
PDF描述 |
|---|---|
| IMISG508APB | 40 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP16 |
| IMISG509APB | 60 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP16 |
| IMSB409-1 | SPECIALTY MICROPROCESSOR CIRCUIT, DMA16 |
| IMSB430-10 | SPECIALTY MICROPROCESSOR CIRCUIT, XMA |
| IMSG332F-85S | 1280 X 1024 PIXELS CRT GRPH DSPL CTLR, CQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IMISG501PB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| IMISG501XB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| IMISG502PB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| IMISG502PX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| IMISG508APB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Miscellaneous Clock Generator |
发布紧急采购，3分钟左右您将得到回复。