- 您现在的位置：买卖IC网 > PDF目录1807 > IP1202TR (International Rectifier)IC REG BUCK SYNC ADJ 30A 198BGA PDF资料下载
参数资料
| 型号： | IP1202TR |
| 厂商： | International Rectifier |
| 文件页数： | 17/29页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 30A 198BGA |
| 产品变化通告： | (EP) Parts Discontinuation 25/May/2012 |
| 标准包装： | 750 |
| 系列： | iPOWIR™ |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.8 V ~ 5 V |
| 输入电压： | 5.5 V ~ 13.2 V |
| 频率 - 开关： | 200kHz ~ 400kHz |
| 电流 - 输出： | 30A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 198-BGA（161 凸块） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | BGA（15.5x9.25） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
iP1202
C o >
(7)
For better efficiency and low input ripple, select low
ESR ceramic capacitors. The amount of the capaci-
tors is determined based on the r.m.s. rating. In the
above example, a total of 4 x 22 μ F, 2A capacitors will
be required to support the input r.m.s. current, includ-
ing derating (see the parts list in the reference de-
sign section of this datasheet).
The 18 0° out of phase operation of the iP1202 pro-
vides reduced voltage ripple at the input of the de-
vice. This reduction in ripple requires less input by-
pass capacitance.
For single output configuration and a duty cycle
greater than 0.5, select the input capacitors accord-
ing to equation (4) :
I RMS = I LOAD ( ( 2 ? 2 D )( 2 D ? 1 ) (4)
D is the duty cycle and is expressed as:
D = V OUT / V IN .
Output Capacitor C O Selection
Selection of the output capacitors depends on two
factors:
a. Low effective ESR for ripple and load transient re-
quirements
To support the load transients and to stay within a
specified voltage dip ? V due to the transients, e.s.r.
selection should satisfy equation (5):
R esr ≤ ? V / I Loadmax (5)
Where,
I Loadmax is the maximum load current.
If output voltage ripple is required to be maintained
at specified levels then, the expression in equation
(6) should be used to select the output capacitors.
R esr ≤ V p-p / I ripple (6)
Where,
V p-p is the single phase peak to peak output voltage
ripple.
I ripple is the inductor current peak-to peak ripple.
In addition, the voltage ripple caused by the output
capacitor needs to be significantly smaller than the
ripple caused by the ESR of the capacitor. Use equa-
tion (7) to satisfy this requirement.
10
2 ? π ? f s R esr
www.irf.com
If the inductor current ripple I ripple is 30% of I OUT1, the
50mV peak to peak output voltage ripple requirement
will be met if the total e.s.r. of the output capacitors is
less than 11m ? . This will require 2 x 470 μ F POSCAP
capacitors (See the parts list in the reference design
section of this datasheet). Additional ceramic capaci-
tors can be added in parallel to further reduce the
e.s.r. Care should be given to properly compensate
the control loop for low output capacitor e.s.r. values.
When selecting output capacitors, it is important to
consider the overshoot performance of the power sup-
ply. If the amount of capacitance is not adequate, then,
when unloading the output, the magnitude of the over-
shoot due to stored inductor energy, and depending
on the speed of the response of the control loop, can
exceed the overvoltage trip threshold of the iP1202
and can cause undesirable shutdown of the output.
The magnitude of the overshoot should be kept be-
low 1.125V OUT . To prevent the overshoot from trip-
ping the output a delay can be added by installing
capacitor C26 as shown in Fig.17.
In paralleled single output configuration, due to 180 °
phase shift, the peak to peak output voltage ripple
will be reduced because of doubling of the ripple fre-
quency. Also, the resulting ripple current in the out-
put capacitors will be smaller than the ripple current
of each channel. There is some cancellation effect of
these current, the magnitude of which depends on
the duty cycle.
b. Stability
The value of the output capacitor e.s.r. zero frequency
f esr plays a major role in determining stability. f esr is
calculated by the expression in equation (8).
f esr = 1 / (2 π x R esr x C O ) (8)
Details on how to consider this parameter to design
for stability will be outlined in the control loop com-
pensation section of this datasheet.
Inductor L O Selection
Inductor selection is based on trade-offs between size
and efficiency. Low inductor values result in smaller
sizes, but can cause large ripple currents and lower
efficiency. Low inductor values also benefit the tran-
sient performance.
17
相关PDF资料 |
PDF描述 |
|---|---|
| IP1203TRPBF | IC REG BUCK SYNC ADJ 15A 24LGA |
| IP1203TR | IC REG BUCK SYNC ADJ 15A 24LGA |
| IP1206TRPBF | IC REG BUCK SYNC ADJ 30A/15A LGA |
| IP1827PBF | IC REG BUCK SYNC ADJ 25A LGA |
| IP1837PBF | IC REG BUCK SYNC ADJ 35A LGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP1202TRPBF | 功能描述:开关变换器、稳压器与控制器 DUAL OUTPUT 2-Phase 5.5V to 13.2V 15A RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203 | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203PBF | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IP1203SA | 制造商:XP Power 功能描述:DC/DC CONVERTER 3W 4:1 I/P3.3V O/P 制造商:XP Power 功能描述:DC/DC CONVERTER 3.3V 3W 制造商:XP Power 功能描述:DC/DC CONVERTER, 3W, 4:1 I/P3.3V O/P 制造商:XP Power 功能描述:DC-DC CONV, ISO POL, 1 O/P, 3W, 700mA, 3.3V; DC / DC Converter Type:Isolated POL; DC / DC Converter Output Type:Fixed; Input Voltage DC Min:4.5V; Input Voltage DC Max:18V; No. of Outputs:1; Output Voltage Nom.:3.3V; Depth:21.85mm ;RoHS Compliant: Yes |
| IP1203TR | 功能描述:开关变换器、稳压器与控制器 1 OUTPUT FULL FCTN SYNC BUCK PWR BLOCK RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。