参数资料
型号: IR3092MTR
厂商: International Rectifier
英文描述: 2 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
中文描述: 2相皓龙,速龙,或控制IC的VR10.X
文件页数: 32/37页
文件大小: 619K
代理商: IR3092MTR
IR3092
Page 32 of 37
06/25/04
LAYOUT GUIDELINES
The following layout guidelines are recommended to reduce the parasitic inductance and resistance of
the PCB layout, therefore minimizing the noise coupled to the IC. Refer to the schematic in Figure 6
System Diagram.
x
Dedicate at least one inner layer of the PCB as power ground plane (PGND).
x
The center pad of IC must be connected to ground plane (PGND) using the recommended via
pattern shown in “
PCB and Stencil Design Methodology
”.
x
The IC’s PGND1, 2 and LGND should connect to the center pad under IC.
x
The following components must be grounded directly to the LGND pin on the IC using a ground
plane on the component side of PCB: CSS, RSC2, RSET, and CVCC. The LGND should only be
connected to ground plane on the center pad under IC
x
Place the decoupling capacitors CVCC and CBIAS as close as possible to the VCC and VCCL
pins. The ground side of CBIAS should not be connected to LGND and it should directly be
grounded through vias.
x
The following components should be placed as close as possible to the respective pins on the
IC: RROSC, ROCSET, CDAC, RDAC, CSS, CSC2, RSC2, CCOMP RCOMP and RSET.
x
Place current sense capacitors CCS1, 2 and resistors RCS1, 2 as close as possible to CSINP1,
2 pins of IC and route the two current sense signals in pairs connecting to the IC. The current
sense signals should be located away from gate drive signals and switch nodes.
x
Use Kelvin connections to route the current sense traces to each individual phase inductor, in
order to achieve good current share between phases.
x
Place the input decoupling capacitors closer to the drain of top MOSFET and the source of the
bottom MOSFET. If possible, use multiple smaller value ceramic caps instead of one big cap, or
use low inductance type of ceramic cap, to reduce the parasitic inductance.
x
Route the high current paths using wide and short traces or polygons. Use multiple vias for
connections between layers.
x
The symmetry of the following connections from phase to phase is important for proper
operation:
-
The Kelvin connections of the current sense signals to inductors.
-
The gate drive signals from the IC to the MOSFETS.
-
The polygon shape of switching nodes.
相关PDF资料
PDF描述
IR3220 FULLY PROTECTED H-BRIDGE FOR D.C. MOTOR
IR3500 XPHASE3TM VR11.0 & AMD PVID CONTROL IC
IR3500MPBF XPHASE3TM VR11.0 & AMD PVID CONTROL IC
IR3500MTRPBF XPHASE3TM VR11.0 & AMD PVID CONTROL IC
IR3623MPBF HIGH FREQUENCY 2-PHASE, SINGLE OR DUAL OUTPUT SYNCHRONOUS STEP DOWN CONTROLLER WITH OUTPUT TRACKING AND SEQUENCING
相关代理商/技术参数
参数描述
IR3092MTRPBF 功能描述:IC CONTROLLER 2PHASE 48-MLPQ RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器,监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(5x5) 包装:带卷 (TR)
IR3093M 制造商:IRF 制造商全称:International Rectifier 功能描述:3 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3093MPBF 功能描述:IC VID VOLTAGE PROGRAMMER 48MLPQ RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器,监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(5x5) 包装:带卷 (TR)
IR3093MTR 制造商:IRF 制造商全称:International Rectifier 功能描述:3 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3093MTRPBF 功能描述:IC CTLR 3PHASE VR10 48-MLQP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源控制器,监视器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 应用:多相控制器 输入电压:- 电源电压:9 V ~ 14 V 电流 - 电源:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:40-WFQFN 裸露焊盘 供应商设备封装:40-TQFN-EP(5x5) 包装:带卷 (TR)