- 您现在的位置：买卖IC网 > PDF目录1809 > IR3504MTRPBF (International Rectifier)IC CTRL XPHASE3 SVID 32-MLPQ PDF资料下载
参数资料
| 型号： | IR3504MTRPBF |
| 厂商： | International Rectifier |
| 文件页数： | 14/42页 |
| 文件大小： | 0K |
| 描述： | IC CTRL XPHASE3 SVID 32-MLPQ |
| 标准包装： | 3,000 |
| 系列： | XPhase3™ |
| 应用： | 处理器 |
| 电流 - 电源： | 10mA |
| 电源电压： | 4.75 V ~ 7.5 V |
| 工作温度： | 0°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-MLPQ（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
IR3504
IR3504 THEORY OF OPERATION
Block Diagram
The Block diagram of the IR3504 is shown in Figure 8. The following discussions are applicable to either output
plane unless otherwise specified.
Serial VID Control
The two Serial VID Interface (SVID) pins SVC and SVD are used to program the Boot VID voltage upon assertion of
ENABLE while PWROK is de-asserted. See Table 1 for the 2-bit Boot VID codes. Both VDAC1 and VDAC2
voltages will be programmed to the Boot VID code until PWROK is asserted. The Boot VID code is stored by the
IR3504 to be utilized again if PWROK is de-asserted.
Serial VID communication from the processor is enabled after the PWROK is asserted. Addresses and data are
serially transmitted in 8-bit words. The IR3504 has three fixed addresses to control VDAC1, VDAC2, or both
VDAC1 and VDAC2 (See Table 6 for addresses). The first data bit of the SVID data word represents the PSI_L bit
and will be ignored by the IR3504 therefore this system will never enter a power-saving mode. The remaining data
bits SVID[6:0] select the desired VDACx regulation voltage as defined in Table 3. SVID[6:0] are the inputs to the
Digital-to-Analog Converter (DAC) which then provides an analog reference voltage to the transconductance type
buffer amplifier. This VDACx buffer provides a system reference on the VDACx pin. The VDACx voltage along with
error amplifier and remote sense differential amplifier input offsets are post-package trimmed to provide a 0.5%
system set-point accuracy, as measured in Figures 3A and 3B. VDACx slew rates are programmable by properly
selecting external series RC compensation networks located between the VDACx and the LGND pins. The VDACx
source and sink currents are derived off the external oscillator frequency setting resistor, R ROSC . The programmable
slew rate enables the IR3504 to smoothly transition the regulated output voltage throughout VID transitions. This
results in power supply input and output capacitor inrush currents along with output voltage overshoot to be well
controlled.
The two Serial VID Interface (SVID) pins SVC and SVD can also program the VFIX VID voltage upon assertion of
ENABLE while PWROK is equal to VCCL. See Table 2 for the 2-bit VFIX VID codes. Both VDAC1 and VDAC2
voltages will be programmed to the VFIX code.
The SVC and SVD pins require external pull-up biasing and should not be floated.
Output 1 (VDD) Adaptive Voltage Positioning
The IR3504 provides Adaptive Voltage Positioning (AVP) on the output1 plane only. AVP helps reduces the peak
to peak output voltage excursions during load transients and reduces load power dissipation at heavy load. The
circuitry related to the voltage positioning is shown in Figure 9. Resistor R FB1 is connected between the error
amplifiers inverting input pin FB1 and the remote sense differential amplifier output, VOUT1. An internal current sink
on the FB1 pin along with R FB1 provides programmability of a fixed offset voltage above the VDAC1 voltage. The
offset voltage generated across R FB1 forces the converter’s output voltage higher to maintain a balance at the error
amplifiers inputs. The FB1 sink current is derived by the external resistor R ROSC that programs the oscillator
frequency.
The VDRP1 pin voltage is a buffered reproduction of the IIN1 pin which is connected to the current share bus
ISHARE. The voltage on ISHARE represents the system average inductor current information. At each phase IC,
an RC network across the inductor provides current information which is gained up 32.5X and then added to the
VDAC X voltage. This phase current information is provided on the ISHARE bus via a 3K resistor in the phase ICs.
Page 14
July 28, 2009
相关PDF资料 |
PDF描述 |
|---|---|
| IR3505MPBF | IC XPHASE3 CONTROL 16-MLPQ |
| IR3505ZMTRPBF | IC XPHASE3 CTLR 2.5A 16-MLPQ |
| IR3506MTRPBF | IC CTRL XPHASE3 DDR 16-MLPQ |
| IR3507MTRPBF | IC XPHASE3 CONTROL 20-MLPQ |
| IR3507ZMTRPBF | IC CTRL XPHASE3 20-MLPQ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IR3505 | 制造商:IRF 制造商全称:International Rectifier 功能描述:XPHASE3TM PHASE IC |
| IR3505MPBF | 功能描述:IC XPHASE3 CONTROL 16-MLPQ RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:XPhase3™ 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| IR3505MTRPBF | 功能描述:开关变换器、稳压器与控制器 XPHASE3 DDR VTT 7V 2A 3 Wire RoHS:否 制造商:Texas Instruments 输出电压:1.2 V to 10 V 输出电流:300 mA 输出功率: 输入电压:3 V to 17 V 开关频率:1 MHz 工作温度范围: 安装风格:SMD/SMT 封装 / 箱体:WSON-8 封装:Reel |
| IR3505Z | 制造商:IRF 制造商全称:International Rectifier 功能描述:XPHASE3TM PHASE IC |
| IR3505ZMPBF | 制造商:IRF 制造商全称:International Rectifier 功能描述:XPHASE3TM PHASE IC |
发布紧急采购，3分钟左右您将得到回复。