- 您现在的位置：买卖IC网 > PDF目录381957 > IRM7001 (Vishay Intertechnology,Inc.) SIR Modulator/Demodulator PDF资料下载
参数资料
| 型号： | IRM7001 |
| 厂商： | Vishay Intertechnology,Inc. |
| 英文描述： | SIR Modulator/Demodulator |
| 中文描述： | 爵士调制/解调器 |
| 文件页数： | 7/11页 |
| 文件大小： | 531K |
| 代理商： | IRM7001 |
Document Number: 82576
Revision 17-August-01
www.vishay.com
7
IRDA-SIR Encoding and Decoding Scheme
Overview of Encoding Scheme
Figures 5 and 6 outline the IRDA-SIR encoding
scheme. The encoding scheme relies on a clock
being present, which is set to 16 times the data
transmission baud rate (16XCLK).
The encoder sends a pulse for every space (0) that
is sent. On a high to low transition of the TXD line,
the generation of the pulse is delayed for 7 clock
cycles of the 16XCLK clock before the pulse is set
high for 3 clock cycles (or 3/16 of a bit time) and
subsequently pulled low. This in essence generates
a 3/16th bit time pulse centered around the bit of
information (0) that is being transmitted.
For consecutive spaces, pulses with a 1 bit time
delay are generated in series. If a logic 1 (mark) is
sent, then the encoder does not generate a pulse.
Figure 6. Encoding Scheme—Macro Perspective
Figure 7. IrDA-SIR Encoding Scheme—Detailed Timing Diagram
7 CS
3 CS
TXD
16 Cycles
16 Cycles
16 Cycles
16 Cycles
16 XCLK
IRTXD
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
16XCLK
TXD
IRTXD
Overview of the Decoding Scheme
The IRDA-SIR decoding modulation method can be
thought of as a pulse stretching scheme:
Every high to low transition of the IR-RXD line signi-
fies the arrival of a 3/16th pulse. This pulse needs to
be
stretched
to accommodate 1 bit time (or 16
16XCLK cycles). Every pulse that is received is
translated into a'O' or space on the RXD line. If a
series of pulses separated by 1 bit time are
received, then the net result is a
for every 3/16th pulse received (see figure 9).
To be correctly received and interpreted by a UART,
the stretched pulse must be at least 3/4 of a bit time
in duration.
I bit time low pulse
Figure 8. Decoding Scheme—Macro Perspective
Figure 9. IrDA-SIR Decoding Scheme—Detailed Timing Diagram
3 CS
16 XCLK
RXD
IRRXD
16 Cycles
16 Cycles
16 Cycles
16 Cycles
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
16XCLK
IRRXD
RXD
16 Clock Cycles = 1 Bit Time
相关PDF资料 |
PDF描述 |
|---|---|
| IRMS6452 | SIDE VIEW IRMS6452/TOP VIEW |
| IRMT6452 | SIDE VIEW IRMS6452/TOP VIEW |
| IS82C37A-12 | CMOS High Performance Programmable DMA Controller |
| IS82C37A | CMOS High Performance Programmable DMA Controller |
| IS82C37A-5 | CMOS High Performance Programmable DMA Controller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IRM-720 | 制造商:BOWEI 制造商全称:BOWEI 功能描述:Image Rejection Mixers |
| IRM-8410 | 制造商:EVERLIGHT 制造商全称:Everlight Electronics Co., Ltd 功能描述:Single unit type module |
| IRM-8410/N | 制造商:EVERLIGHT 制造商全称:Everlight Electronics Co., Ltd 功能描述:Single unit type module |
| IRM-8410N | 制造商:EVERLIGHT 制造商全称:Everlight Electronics Co., Ltd 功能描述:Single unit type module |
| IRM-8601K-1 | 制造商:EVERLIGHT 制造商全称:Everlight Electronics Co., Ltd 功能描述:Infrared Remote-control Receiver Module |
发布紧急采购，3分钟左右您将得到回复。