- 您现在的位置：买卖IC网 > PDF目录384512 > IS42S16400B-7T (Electronic Theatre Controls, Inc.) 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | IS42S16400B-7T |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 1梅格位× 16位× 4银行（64兆位）同步动态RAM |
| 文件页数： | 2/55页 |
| 文件大小： | 472K |
| 代理商： | IS42S16400B-7T |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
IS42S16400B
ISSI
2
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. D
02/10/05
GENERAL DESCRIPTION
The 64Mb SDRAM is a high speed CMOS, dynamic
random-access memory designed to operate in 3.3V
memory systems containing 67,108,864 bits. Internally
configured as a quad-bank DRAM with a synchronous
interface. Each 16,777,216-bit bank is organized as 4,096
rows by 256 columns by 16 bits.
The 64Mb SDRAM includes an AUTO REFRESH MODE,
and a power-saving, power-down mode. All signals are
registered on the positive edge of the clock signal, CLK.
All inputs and outputs are LVTTL compatible.
The 64Mb SDRAM has the ability to synchronously burst
data at a high data rate with automatic column-address
generation, the ability to interleave between internal banks
to hide precharge time and the capability to randomly
change column addresses on each clock cycle during
burst access.
A self-timed row precharge initiated at the end of the burst
sequence is available with the AUTO PRECHARGE
function enabled.
Precharge
one bank while accessing one
of the other three banks will hide the
precharge
cycles and
provide seamless, high-speed, random-access operation.
SDRAM
read and write accesses are burst oriented starting
at a selected location and continuing for a programmed
number of locations in a programmed sequence. The
registration of an ACTIVE command begins accesses,
followed by a READ or WRITE command. The ACTIVE
command in conjunction with address bits registered are
used to select the bank and row to be accessed (BA0, BA1
select the bank; A0-A11 select the row). The READ or
WRITE commands in conjunction with address bits reg-
istered are used to select the starting column location for
the burst access.
Programmable READ or WRITE burst lengths consist of
1, 2, 4 and 8 locations, or full page, with a burst terminate
option.
CLK
CKE
CS
RAS
CAS
WE
A11
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
BA0
BA1
A10
COMMAND
DECODER
&
CLOCK
GENERATOR
MODE
REGISTER
REFRESH
CONTROLLER
REFRESH
COUNTER
SELF
REFRESH
CONTROLLER
ROW
ADDRESS
LATCH
M
COLUMN
ADDRESS LATCH
BURST COUNTER
COLUMN
ADDRESS BUFFER
COLUMN DECODER
DATA IN
BUFFER
DATA OUT
BUFFER
DQM
DQ 0-15
V
DD
/V
DDQ
GND/GNDQ
11
11
8
11
11
8
16
16
16
16
256K
(x 16)
4096
4096
4096
4096
R
MEMORY CELL
ARRAY
BANK 0
SENSE AMP I/O GATE
BANK CONTROL LOGIC
ROW
ADDRESS
BUFFER
FUNCTIONAL BLOCK DIAGRAM
相关PDF资料 |
PDF描述 |
|---|---|
| IS42S16400B-7TL | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS4N45 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS4N46 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS6003 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
| IS6005 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS42S16400B-7TI | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400B-7TL | 制造商:Integrated Silicon Solution Inc 功能描述:64M, 3.3V SDRAM 4M X 16 143MHZ TSOP |
| IS42S16400B-7TLI | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TLI-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TL-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。