- 您现在的位置：买卖IC网 > PDF目录384512 > IS42S16400B-7TL (Electronic Theatre Controls, Inc.) 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | IS42S16400B-7TL |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 1梅格位× 16位× 4银行（64兆位）同步动态RAM |
| 文件页数： | 13/55页 |
| 文件大小： | 472K |
| 代理商： | IS42S16400B-7TL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
IS42S16400B
ISSI
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. D
02/10/05
13
AC ELECTRICAL CHARACTERISTICS
(1,2,3)
-6
-7
Symbol
Parameter
Min.
Max.
Min.
Max.
Units
t
CK3
t
CK2
Clock Cycle Time
CAS
Latency = 3
CAS
Latency = 2
6
—
—
7
—
—
ns
ns
10
10
t
AC3
t
AC2
Access Time From CLK
(4)
CAS
Latency = 3
CAS
Latency = 2
—
—
6
9
—
—
6
9
ns
ns
t
CHI
CLK HIGH Level Width
2
—
2.5
—
ns
t
CL
CLK LOW Level Width
2
—
2.5
—
ns
t
OH3
t
OH2
Output Data Hold Time
CAS
Latency = 3
CAS
Latency = 2
2.5
2.5
—
—
2.5
2.5
—
—
ns
ns
t
LZ
Output LOW Impedance Time
0
—
0
—
ns
t
HZ3
t
HZ2
Output HIGH Impedance Time
(5)
CAS
Latency = 3
CAS
Latency = 2
—
—
6
9
—
—
6
9
ns
ns
t
DS
Input Data Setup Time
1.5
—
1.5
—
ns
t
DH
Input Data Hold Time
0.8
—
0.8
—
ns
t
AS
Address Setup Time
1.5
—
1.5
—
ns
t
AH
Address Hold Time
0.8
—
0.8
—
ns
t
CKS
CKE Setup Time
1.5
—
1.5
—
ns
t
CKH
CKE Hold Time
0.8
—
0.8
—
ns
t
CKA
CKE to CLK Recovery Delay Time
1CLK+3
—
1CLK+3
—
ns
t
CS
Command Setup Time (
CS
,
RAS
,
CAS
,
WE
, DQM)
1.5
—
2.0
—
ns
t
CH
Command Hold Time (
CS
,
RAS
,
CAS
,
WE
, DQM)
0.8
—
1
—
ns
t
RC
Command Period (REF to REF / ACT to ACT)
60
—
63
—
ns
t
RAS
Command Period (ACT to PRE)
35
50,000
37
50,000
ns
t
RP
Command Period (PRE to ACT)
16
—
16
—
ns
t
RCD
Active Command To Read / Write Command Delay Time
16
—
16
—
ns
t
RRD
Command Period (ACT [0] to ACT[1])
14
—
14
—
ns
t
DPL3
Input Data To Precharge
Command Delay time
CAS
Latency = 3
2CLK
—
2CLK
—
ns
t
DPL2
CAS
Latency = 2
2CLK
—
2CLK
—
ns
t
DAL3
Input Data To Active / Refresh
Command Delay time (During Auto-Precharge)
CAS
Latency = 3
2CLK+t
RP
—
2CLK+t
RP
—
ns
t
DAL2
CAS
Latency = 2
2CLK+t
RP
—
2CLK+t
RP
—
ns
t
T
Transition Time
1
10
1
10
ns
t
REF
Notes:
1. When power is first applied, memory operation should be started 100 μs after V
DD
and V
DDQ
reach their stipulated voltages.
Also note that the power-on sequence must be executed before starting memory operation.
2. Measured with t
T
= 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between V
IH
(min.) and V
IL
(max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time t
HZ
(max.) is defined as the time required for the output voltage to transition by ± 200 mV from V
OH
(min.) or V
OL
(max.)
when the output is in the high impedance state.
Refresh Cycle Time (4096)
—
64
—
64
ms
相关PDF资料 |
PDF描述 |
|---|---|
| IS4N45 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS4N46 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS6003 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
| IS6005 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
| IS6010 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS42S16400B-7TLI | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TLI-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TL-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400C1 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400C1-6T | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
发布紧急采购，3分钟左右您将得到回复。