- 您现在的位置：买卖IC网 > PDF目录384512 > IS42S16400B-7TL (Electronic Theatre Controls, Inc.) 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | IS42S16400B-7TL |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 1梅格位× 16位× 4银行（64兆位）同步动态RAM |
| 文件页数： | 6/55页 |
| 文件大小： | 472K |
| 代理商： | IS42S16400B-7TL |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
IS42S16400B
ISSI
6
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. D
02/10/05
TRUTH TABLE – COMMANDS AND DQM OPERATION
(1)
FUNCTION
CS
RAS
CAS
WE
DQM
ADDR
DQs
COMMAND INHIBIT (NOP)
H
X
X
X
X
X
X
NO OPERATION (NOP)
L
H
H
H
X
X
X
ACTIVE (Select bank and activate row)
(3)
L
L
H
H
X
Bank/Row
X
READ (Select bank/column, start READ burst)
(4)
L
H
L
H
L/H
(8)
Bank/Col
X
WRITE (Select bank/column, start WRITE burst)
(4)
L
H
L
L
L/H
(8)
Bank/Col
Valid
BURST TERMINATE
L
H
H
L
X
X
Active
PRECHARGE (Deactivate row in bank or banks)
(5)
L
L
H
L
X
Code
X
AUTO REFRESH or SELF REFRESH
(Enter self refresh mode)
(6,7)
L
L
L
H
X
X
X
LOAD MODE REGISTER
(2)
L
L
L
L
X
Op-Code
X
Write Enable/Output Enable
(8)
—
—
—
—
L
—
Active
Write Inhibit/Output High-Z
(8)
—
—
—
—
H
—
High-Z
NOTES:
1. CKE is HIGH for all commands except SELF REFRESH.
2. A0-A11 define the op-code written to the mode register.
3. A0-A11 provide row address, and BA0, BA1 determine which bank is made active.
4. A0-A7 (x16) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables
auto precharge; BA0, BA1 determine which bank is being read from or written to.
5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are “Don’t Care.”
6. AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are “Don’t Care” except for CKE.
8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).
相关PDF资料 |
PDF描述 |
|---|---|
| IS4N45 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS4N46 | LOW INPUT CURRENT DARLINGTON OUTPUT OPTICALLY COUPLED ISOLATOR |
| IS6003 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
| IS6005 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
| IS6010 | OPTICALLY COUPLED BILATERAL SWITCH NON-ZERO CROSSING TRIAC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS42S16400B-7TLI | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TLI-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400B-7TL-TR | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS42S16400C1 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IS42S16400C1-6T | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM |
发布紧急采购，3分钟左右您将得到回复。