- 您现在的位置：买卖IC网 > PDF目录384512 > IS80C88-2 (INTERSIL CORP) CMOS 8/16-Bit Microprocessor PDF资料下载
参数资料
| 型号： | IS80C88-2 |
| 厂商： | INTERSIL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | CMOS 8/16-Bit Microprocessor |
| 中文描述： | 16-BIT, 8 MHz, MICROPROCESSOR, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 6/32页 |
| 文件大小： | 246K |
| 代理商： | IS80C88-2 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
3-6
Pin Description
(Continued)
The following pin function descriptions are for 80C88 system in maximum mode (i.e., MN/MX = GND). Only the pin functions
which are unique to the maximum mode are described; all other pin functions are as described above.
MAXIMUM MODE SYSTEM
SYMBOL
PIN
NUMBER
TYPE
DESCRIPTION
S0
S1
S2
26
27
28
O
O
O
STATUS: is active during clock high of T4, T1 and
T2, and is returned to the passive state (1, 1, 1)
during T3 or during Tw when READY is HIGH. This
status is used by the 82C88 bus controller to gener-
ate all memory and I/O access control signals. Any
change by S2, S1 or S0 during T4 is used to
indicate the beginning of a bus cycle, and the return
to the passive state in T3 or Tw is used to indicate
the end of a bus cycle.
These signals are held at a high impedance logic
one state during “grant sequence”.
RQ/GT0,
RQ/GT1
31
30
I/O
REQUEST/GRANT: pins are used by other local bus masters to force the processor to release the
local bus at the end of the processor’s current bus cycle. Each pin is bidirectional with RQ/GT0
having higher priority than RQ/GT1. RQ/GT has internal bus-hold high circuitry and, if unused, may
be left unconnected. The request/grant sequence is as follows (see RQ/GT Timing Sequence):
1. A pulse of one CLK wide from another local bus master indicates a local bus request (“hold”) to
the 80C88 (pulse 1).
2. During a T4 or T1 clock cycle, a pulse one clock wide from the 80C88 to the requesting master
(pulse 2), indicates that the 80C88 has allowed the local bus to float and that it will enter the
“grant sequence” state at the next CLK. The CPUs bus interface unit is disconnected logically
from the local bus during “grant sequence”.
3. A pulse one CLK wide from the requesting master indicates to the 80C88 (pulse 3) that the “hold”
request is about to end and that the 80C88 can reclaim the local bus at the next CLK. The CPU
then enters T4 (or T1 if no bus cycles pending).
Each master-master exchange of the local bus is a sequence of three pulses. There must be one
idle CLK cycle after bus exchange. Pulses are active LOW.
If the request is made while the CPU is performing a memory cycle, it will release the local bus during
T4 of the cycle when all the following conjugations are met:
1. Request occurs on or before T2.
2. Current cycle is not the low bit of a word.
3. Current cycle is not the first acknowledge of an interrupt acknowledge sequence.
4. A locked instruction is not currently executing.
If the local bus is idle when the request is made the two possible events will follow:
1. Local bus will be released during the next clock.
2. A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle
apply with condition number 1 already satisfied.
LOCK
29
O
LOCK: indicates that other system bus masters are not to gain control of the system bus while
LOCK is active (LOW). The LOCK signal is activated by the “LOCK” prefix instruction and remains
active until the completion of the next instruction. This signal is active LOW, and is held at a high
impedance logic one state during “grant sequence”. In Max Mode, LOCK is automatically generated
during T2 of the first INTA cycle and removed during T2 of the second INTA cycle.
QS1, QS0
24, 25
O
QUEUE STATUS: provide status to allow external
tracking of the internal 80C88 instruction queue.
The queue status is valid during the CLK cycle after
which the queue operation is performed. Note that
the queue status never goes to a high impedance
statue (floated).
-
34
O
Pin 34 is always a logic one in the maximum mode and is held at a high impedance logic one during
a “grant sequence”.
S2
S1
S0
CHARACTERISTICS
0
0
0
Interrupt Acknowledge
0
0
1
Read I/O Port
0
1
0
Write I/O Port
0
1
1
Halt
1
0
0
Code Access
1
0
1
Read Memory
1
1
0
Write Memory
1
1
1
Passive
QS1
QS0
CHARACTERISTICS
0
0
No Operation
0
1
First Byte of Opcode from
Queue
1
0
Empty the Queue
1
1
Subsequent Byte from
Queue
80C88
相关PDF资料 |
PDF描述 |
|---|---|
| IS82C50A-5 | CMOS Asynchronous Communications Element |
| IS82C52 | CMOS Serial Controller Interface |
| IS82C54 | CMOS Programmable Interval Timer |
| IS82C54-10 | CMOS Programmable Interval Timer |
| IS82C54-12 | CMOS Programmable Interval Timer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IS80D | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NC |
| IS80DK | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NC |
| IS80K | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NC |
| IS80LV31 | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
| IS80LV31-24PL | 制造商:ISSI 制造商全称:Integrated Silicon Solution, Inc 功能描述:CMOS SINGLE CHIP LOW VOLTAGE 8-BIT MICROCONTROLLER |
发布紧急采购，3分钟左右您将得到回复。