参数资料
型号: ISD5008PY
厂商: Nuvoton Technology Corporation of America
文件页数: 25/54页
文件大小: 0K
描述: IC VOICE REC/PLAY 4-8MIN 28-DIP
标准包装: 15
系列: ISD5008
接口: SPI/Microwire
滤波器通频带: 1.7 ~ 3.4kHz
持续时间: 4-8 分钟
安装类型: 通孔
封装/外壳: 28-DIP(0.600",15.24mm)
供应商设备封装: 28-DIP
产品目录页面: 630 (CN2011-ZH PDF)
配用: ISD-ES511-ND - EVALUATION SYSTEM FOR ISD5100
ISD-ES501-ND - EVALUATION SYSTEM FOR ISD5008
ISD5008
Publication Release Date: Oct 31 2008
- 31 -
Revision 1.2
er element and also powers
con
the power up state of the
the
should be set to a ONE to power down the stage.
S2M0 and S2M1 control the SUM2 mixer. These are bits D7 and D8 in CFG1
and bits D5 and D6 in CFG1 respectively. All 4 bits should be set to a ONE to power down the
4.
controls the power up state of the FILTER stage in
up state of the AGC amplifier.
a ONE to power down the stage.
6. Don’t Care bits—The following stages are not used in Feed Through Mode. Their bits may be
ar bits D11 and D12 respectively in CFG0. They control the
AUX IN amplifier gain setting.
c. Bits FLD0 and FLD1 are bits D2 and D3 respectively in CFG1. They control the
rate and filter band pass setting.
nd D13 of CFG1. They control the
CFG0 = 0100 0100 0000 1011 (hex 4408)
Sin
registers must be loaded in this order. The internal set up for both registers will take effect
synchronously with the rising edge of
configures it for it’s higher gain setting for use with a piezo speak
down the AUX output stage.
The status of the rest of the functions in the ISD5008 chip must be defined before the
figuration registers settings are updated:
1. Power down the Volume Control Element—Bit VLPD controls
Volume Control. This is bit D0 fo CFG0 and it should be set to a ONE to power down
statge.
2. Power down the AUX IN amplifier—Bit AXPD controls the power up state of the AUX IN input
amplifier. This is bit D10 of CFG0 and it
3. Power down the SUM1 and SUM2 Mixer amplifiers—Bits S1M0 and S1M1 control the SUM
mixer and bits
stage.
Power down the FILTER stage
—Bit FLPD
hould be set to a ONE to power down the stage.
the device. This is bit D0 in CFG1 and s
5. Power down the AGC amplifier—Bit AGPD controls the power
This is bit D0 in CFG1 and should be set to
set to either level. In this example we will set all the following bits to ZERO.
a. Bit INS0, bit D9 of CFG0 controls the Input Source Mux.
b. Bits AXG0 and AXG1
e
sample
d. Bit FLS0 is bit D4 in CFG1. It controls the FILTER MUX.
e. Bits S1S0 and S1S1 are bits D9 and D10 of CFG1. They control the SUM1 MUX.
f.
Bits VOL0, VOL1 and VOL2 are bits D11, D12 a
setting of the Volume Control.
g. Bits VLS0 and VLS1 are bits D14 and D15 of CFG1. They control the Volume Control
Mux.
The end result of the above set up is:
and
CFG1 = 0000 0001 1110 0011 (hex 01E3)
ce both registers are being loaded, CFG0 is loaded followed by the loading of CFG1. These two
SS
.
相关PDF资料
PDF描述
VI-24H-CV-S CONVERTER MOD DC/DC 52V 150W
73S1209F-44IMR/F IC SMART CARD READER 44-QFN
VE-B3Y-IV-F3 CONVERTER MOD DC/DC 3.3V 99W
VI-243-CV-S CONVERTER MOD DC/DC 24V 150W
MAXQ622G-0000+ IC MCU 16BIT 128KB IR MOD 64LQFP
相关代理商/技术参数
参数描述
ISD5008S 功能描述:IC VOICE REC/PLAY 4-8MIN 28-SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD5008SD 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS
ISD5008SERIES 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Chip Voice Record/Playback Device
ISD5008SI 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD5008SIR 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000