参数资料
型号: ISD5008PY
厂商: Nuvoton Technology Corporation of America
文件页数: 27/54页
文件大小: 0K
描述: IC VOICE REC/PLAY 4-8MIN 28-DIP
标准包装: 15
系列: ISD5008
接口: SPI/Microwire
滤波器通频带: 1.7 ~ 3.4kHz
持续时间: 4-8 分钟
安装类型: 通孔
封装/外壳: 28-DIP(0.600",15.24mm)
供应商设备封装: 28-DIP
产品目录页面: 630 (CN2011-ZH PDF)
配用: ISD-ES511-ND - EVALUATION SYSTEM FOR ISD5100
ISD-ES501-ND - EVALUATION SYSTEM FOR ISD5008
ISD5008
Publication Release Date: Oct 31 2008
- 33 -
Revision 1.2
6.5.3
Sto
and is not active in this mode. The path to be used is microphone input to AGC amplifier, then through
FIL
STORAGE
power up the stage.
2.
Select the AGC amplifier through the INPUT SOURCE MUX—
Bit INS0 controls the state
to a ZERO to
UX (only) to the SUM1 SUMMING amplifier
—Bits S1M0
he SUM1 SUMMING amplifier. These are bits D7 and D8
he state where D7 is ZERO and D8 is
ONE to select the INPUT SOURCE MUX (only) path.
4.
Select the SUM1 SUMMING amplifier path through the FILTER MUX
—Bit FLS0 controls
MUX. This is bit D4 of CFG1 and it should be set to ZERO to
sample rate to be used during record and playback. These are bits D2 and D3 of
CFG1. To enable the 5.3 kHz sample rate, D2 should be set to ZERO and D3 set to ONE.
To set up the chip for Memo Record, the configuration registers are set up as follows:
CF
Memo Record
The Memo Record mode sets the chip up to record from the local microphone into the chip’s Multilevel
rage Array. A connected cellular telephone or cordless phone chip set may remain powered down
the INPUT SOURCE MUX to the SUM1 SUMMING amplifier. From there the path goes through the
TER MUX, the LOW PASS FILTER, the SUM2 SUMMING amplifier, then to the MULTILEVEL
ARRAY. In this instance, we will select the 5.3 kHz sample rate. The rest of the chip may
be powered down.
1.
Power up the AGC amplifier
—Bit AGPD controls the power up state of the AGC amplifier.
This is bit D0 of CFG1 and should be set to ZERO to
of the INPUT SOURCE MUX. This is bit D9 of CFG0 and should be set
select the AGC amplifier.
3.
Select the INPUT SOURCE M
and S1M1 control the state of t
respectively of CFG1 and they should be set to t
the state of the FILTER
select the SUM1 SUMMING amplifier path.
5.
Power up the LOW PASS FILTER
—Bit FLPD controls the power up state of the LOW
PASS FILTER stage. This is bit D1 of CFG1 and it should be set to ZERO to power up the
LOW PASS FILTER stage.
6.
Select the 5.3 kHz sample rate—
Bits FLD0 and FLD1 select the Low Pass filter setting
and
7.
Select the LOW PASS FILTER input (only) to the SUM2 SUMMING amplifier
—Bits S2M0
and S2M1 control the state of the SUM2 SUMMING amplifier. These bits are D5 and D6
respectively of CFG1 and they should be set to the state where D5 is ZERO and D6 is
ONE to select the LOW PASS FILTER (only) path.
CFG0=0010 0100 0010 0001 (hex 2421).
G1=0000 0001 0100 1000 (hex 0148).
Only those portions necessary for this mode are powered up.
相关PDF资料
PDF描述
VI-24H-CV-S CONVERTER MOD DC/DC 52V 150W
73S1209F-44IMR/F IC SMART CARD READER 44-QFN
VE-B3Y-IV-F3 CONVERTER MOD DC/DC 3.3V 99W
VI-243-CV-S CONVERTER MOD DC/DC 24V 150W
MAXQ622G-0000+ IC MCU 16BIT 128KB IR MOD 64LQFP
相关代理商/技术参数
参数描述
ISD5008S 功能描述:IC VOICE REC/PLAY 4-8MIN 28-SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD5008SD 制造商:未知厂家 制造商全称:未知厂家 功能描述:SINGLE CHIP VOICE RECORD PLAYBACK DEVICE 4-, 5-, 6-, AND 8- MINUTE DURATIONS
ISD5008SERIES 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single-Chip Voice Record/Playback Device
ISD5008SI 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000
ISD5008SIR 功能描述:IC VOICE REC/PL 4-8MIN IN 28SOIC RoHS:否 类别:集成电路 (IC) >> 接口 - 语音录制和重放 系列:ISD5008 标准包装:14 系列:- 接口:串行 滤波器通频带:1.7kHz 持续时间:8 ~ 32 秒 安装类型:通孔 封装/外壳:28-DIP(0.300",7.62mm) 供应商设备封装:28-PDIP 其它名称:90-21300+000