参数资料
型号: ISL12022IBZ-T7A
厂商: Intersil
文件页数: 17/29页
文件大小: 0K
描述: IC RTC/CALENDAR TEMP SNSR 8SOIC
应用说明: Addressing Power Issues in Real Time Clock Appls
产品培训模块: Solutions for Industrial Control Applications
标准包装: 250
类型: 时钟/日历
特点: 警报器,夏令时,闰年,SRAM
存储容量: 128B
时间格式: HH:MM:SS(12/24 小时)
数据格式: YY-MM-DD-dd
接口: I²C,2 线串口
电源电压: 2.7 V ~ 5.5 V
电压 - 电源,电池: 1.8 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOIC
包装: 带卷 (TR)
ISL12022
24
FN6659.3
November 22, 2011
User Registers (Accessed by
Using Slave Address 1010111x)
Addresses [00h to 7Fh]
These registers are 128 bytes of battery-backed user SRAM.
I2C Serial Interface
The ISL12022 supports a bi-directional bus oriented protocol. The
protocol defines any device that sends data onto the bus as a
transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device being controlled
is the slave. The master always initiates data transfers and provides
the clock for both transmit and receive operations. Therefore, the
ISL12022 operates as a slave device in all applications.
All communication over the I2C interface is conducted by sending
the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (see Figure 15). On power-
up of the ISL12022, the SDA pin is in the input mode.
All I2C interface operations must begin with a START condition,
which is a HIGH to LOW transition of SDA while SCL is HIGH. The
ISL12022 continuously monitors the SDA and SCL lines for the
START condition and does not respond to any command until this
condition is met (see Figure 15). A START condition is ignored
during the power-up sequence.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while SCL is
HIGH (see Figure 15). A STOP condition at the end of a read
operation or at the end of a write operation to memory only
places the device in its standby mode.
An acknowledge (ACK) is a software convention used to indicate a
successful data transfer. The transmitting device, either master or
slave, releases the SDA bus after transmitting eight bits. During
the ninth clock cycle, the receiver pulls the SDA line LOW to
acknowledge the reception of the 8 bits of data (see Figure 16).
FIGURE 15. VALID DATA CHANGES, START AND STOP CONDITIONS
FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER
FIGURE 17. BYTE WRITE SEQUENCE (SLAVE ADDRESS FOR CSR SHOWN)
SDA
SCL
START
DATA
STOP
STABLE
CHANGE
DATA
STABLE
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
8
1
9
START
ACK
SCL FROM
MASTER
HIGH IMPEDANCE
S
T
A
R
T
S
T
O
P
IDENTIFICATION
BYTE
DATA
BYTE
A
C
K
SIGNALS FROM
THE MASTER
SIGNALS FROM
THE ISL12022
A
C
K
10
0
11
A
C
K
WRITE
SIGNAL AT SDA
00 00
11 1
ADDRESS
BYTE
相关PDF资料
PDF描述
ISL12022MAIBZ IC RTC/CALENDAR TEMP SNSR 20SOIC
ISL12022MIBZ-T7A IC RTC/CALENDAR TEMP SNSR 20SOIC
ISL12022MIBZR5421 IC RTC/CALENDAR TEMP SNSR 20SOIC
ISL12023IVZ IC RTC/CLDR TEMP SNSR 14-TSSOP
ISL12024IRTCZ IC RTC/CALENDER 64BIT 8-TDFN
相关代理商/技术参数
参数描述
ISL12022M 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation, and Auto Daylight Saving
ISL12022M_09 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation, and Auto Daylight Saving
ISL12022M_10 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM,Integrated ±5ppm Temperature Compensation and Auto Daylight Saving
ISL12022MA 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving
ISL12022MA_10 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving