参数资料
| 型号： | ISL12022IBZ-T7A |
| 厂商： | Intersil |
| 文件页数： | 9/29页 |
| 文件大小： | 0K |
| 描述： | IC RTC/CALENDAR TEMP SNSR 8SOIC |
| 应用说明： | Addressing Power Issues in Real Time Clock Appls |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 250 |
| 类型： | 时钟/日历 |
| 特点： | 警报器，夏令时，闰年，SRAM |
| 存储容量： | 128B |
| 时间格式： | HH:MM:SS（12/24 小时） |
| 数据格式： | YY-MM-DD-dd |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 电压 - 电源，电池： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ISL12022
17
FN6659.3
November 22, 2011
trimming uses load capacitance adjustment to pull the oscillator
frequency. A range of +62.5ppm to -61.5ppm is possible with
combined digital and analog trimming.
AGING AND INITIAL TRIM DIGITAL TRIMMING BITS
(IDTR0<1:0>)
These bits allow ±30.5ppm initial trimming range for the crystal
frequency. This is meant to be a coarse adjustment if the range
needed is outside that of the IATR control. See Table 10. The
IDTR0 register should only be changed while the TSE (Temp
Sense Enable) bit is “0”.
AGING AND INITIAL ANALOG TRIMMING BITS
(IATR0 <5:0>)
The analog trimming register allows +32ppm to -31ppm
adjustment in 1ppm/bit increments. This enables fine frequency
adjustment for trimming initial crystal accuracy error or to correct
for aging drift. The IATR0 register should only be changed while the
TSE (Temp Sense Enable) bit is “0”.
Aging adjustment is normally a few ppm and can be handled by
writing to the IATR section.
TABLE 10. IDTR0 TRIMMING RANGE
IDTR01
IDTR00
TRIMMING RANGE
00
Default/Disabled
0
1
+30.5ppm
1
0
0ppm
1
-30.5ppm
TABLE 11. INITIAL AT AND DT SETTING REGISTER
ADDR
7
6
5
4
321
0
0Bh
IDTR01 IDTR00 IATR05 IATR04 IATR03 IATR02 IATR01 IATR00
TABLE 12. IATR0 TRIMMING RANGE
IATR05 IATR04 IATR03 IATR02 IATR01 IATR00
TRIMMING
RANGE
00
0000
+32
00
0001
+31
00
0010
+30
00
0011
+29
00
0100
+28
00
0101
+27
00
0110
+26
00
0111
+25
00
1000
+24
00
1001
+23
00
1010
+22
00
1011
+21
00
1100
+20
00
1101
+19
001110
+18
001111
+17
010000
+16
010001
+15
010010
+14
010011
+13
010100
+12
010101
+11
010110
+10
010111
+9
011000
+8
011001
+7
011010
+6
011011
+5
011100
+4
011101
+3
011110
+2
011111
+1
100000
0
100001
-1
100010
-2
100011
-3
100100
-4
100101
-5
100110
-6
100111
-7
101000
-8
101001
-9
101010
-10
101011
-11
101100
-12
101101
-13
101110
-14
101111
-15
110000
-16
110001
-17
110010
-18
110011
-19
110100
-20
TABLE 12. IATR0 TRIMMING RANGE (Continued)
IATR05 IATR04 IATR03 IATR02 IATR01 IATR00
TRIMMING
RANGE
相关PDF资料 |
PDF描述 |
|---|---|
| ISL12022MAIBZ | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZ-T7A | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12022MIBZR5421 | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| ISL12023IVZ | IC RTC/CLDR TEMP SNSR 14-TSSOP |
| ISL12024IRTCZ | IC RTC/CALENDER 64BIT 8-TDFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL12022M | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation, and Auto Daylight Saving |
| ISL12022M_09 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation, and Auto Daylight Saving |
| ISL12022M_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM,Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
| ISL12022MA | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
| ISL12022MA_10 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated ±5ppm Temperature Compensation and Auto Daylight Saving |
发布紧急采购，3分钟左右您将得到回复。