- 您现在的位置：买卖IC网 > PDF目录383128 > ISL1220 (Intersil Corporation) Low Power RTC with 8 Bytes of Battery Backed SRAM and Separate FOUT(具有电池供电的8位SRAM和独立输出的低功率RTC) PDF资料下载
参数资料
| 型号： | ISL1220 |
| 厂商： | Intersil Corporation |
| 英文描述： | Low Power RTC with 8 Bytes of Battery Backed SRAM and Separate FOUT(具有电池供电的8位SRAM和独立输出的低功率RTC) |
| 中文描述： | 低功耗RTC与8电池供电SRAM和独立的FOUT（具有电池供电的8位的SRAM和独立输出的低功率实时时钟字节） |
| 文件页数： | 13/20页 |
| 文件大小： | 328K |
| 代理商： | ISL1220 |
13
FN6315.0
June 22, 2006
12.5pF (default). C
LOAD
is changed via two digitally
controlled capacitors, C
X1
and C
X2
, connected from the X1
and X2 pins to ground (see Figure 11). The value of C
X1
and
C
X2
is given by the following formula:
The effective series load capacitance is the combination of
C
X1
and C
X2
:
For example, C
LOAD
(ATR = 00000) = 12.5pF,
C
LOAD
(ATR=100000) = 4.5pF, and C
LOAD
(ATR=011111) =
20.25pF. The entire range for the series combination of load
capacitance goes from 4.5pF to 20.25pF in 0.25pF steps.
Note that these are typical values.
BATTERY MODE ATR SELECTION (BMATR <1:0>)
Since the accuracy of the crystal oscillator is dependent on
the V
DD
/V
BAT
operation, the ISL1220 provides the capability
to adjust the capacitance between V
DD
and V
BAT
when the
device switches between power sources.
DIGITAL TRIMMING REGISTER (DTR <2:0>)
The digital trimming bits DTR0, DTR1, and DTR2 adjust the
average number of counts per second and average the ppm
error to achieve better accuracy.
DTR2 is a sign bit. DTR2 = “0” means frequency
compensation is >0. DTR2 = “1” means frequency
compensation is <0.
DTR1 and DTR0 are both scale bits. DTR1 gives 40ppm
adjustment and DTR0 gives 20ppm adjustment.
A range from -60ppm to +60ppm can be represented by
using these three bits (see Table 6).
Alarm Registers
Addresses [0Ch to 11h]
The alarm register bytes are set up identical to the RTC
register bytes, except that the MSB of each byte functions as
an enable bit (enable = “1”). These enable bits specify which
alarm registers (seconds, minutes, etc.) are used to make
the comparison. Note that there is no alarm byte for year.
The alarm function works as a comparison between the
alarm registers and the RTC registers. As the RTC
advances, the alarm will be triggered once a match occurs
between the alarm registers and the RTC registers. Any one
alarm register, multiple registers, or all registers can be
enabled for a match.
There are two alarm operation modes: Single Event and
periodic Interrupt Mode:
Single Event Mode
is enabled by setting the ALME bit to
“1”, the IM bit to “0”, and disabling the frequency output.
This mode permits a one-time match between the alarm
registers and the RTC registers. Once this match occurs,
the ALM bit is set to “1” and the IRQ output will be pulled
low and will remain low until the ALM bit is reset. This can
be done manually or by using the auto-reset feature.
Interrupt Mode
is enabled by setting the ALME bit to “1”,
the IM bit to “1”, and disabling the frequency output. The
IRQ output will now be pulsed each time an alarm occurs.
This means that once the interrupt mode alarm is set, it
will continue to alarm for each occurring match of the
alarm and present time. This mode is convenient for
hourly or daily hardware interrupts in microcontroller
applications such as security cameras or utility meter
reading.
To clear an alarm, the ALM bit in the status register must be
set to “0” with a write. Note that if the ARST bit is set to 1
(address 07h, bit 7), the ALM bit will automatically be cleared
when the status register is read.
TABLE 5.
BMATR1
BMATR0
DELTA
CAPACITANCE
(C
BAT
TO C
VDD
)
0
0
0pF
0
1
-0.5pF (
≈
+2ppm)
1
0
+0.5pF (
≈
-2ppm)
1
1
+1pF (
≈
-4ppm)
CX
16 b5
8 b4
4 b3
2 b2
1 b1
0.5 b0
9
+
+
+
+
+
+
(
)
pF
=
CLOAD
X1
----------
X2
----------
+
----------------------------------
=
CLOAD
-----------------------------------------------------------------------------------------------------------------------------
9
+
pF
=
TABLE 6. DIGITAL TRIMMING REGISTERS
DTR REGISTER
ESTIMATED
FREQUENCY
PPM
DTR2
DTR1
DTR0
0
0
0
0 (default)
0
0
1
+20
0
1
0
+40
0
1
1
+60
1
0
0
0
1
0
1
-20
1
1
0
-40
1
1
1
-60
ISL1220
相关PDF资料 |
PDF描述 |
|---|---|
| ISL1221 | Low Power RTC with Battery Backed SRAM and Event Detection(具有电池供电的SRAM和事件检测功能的低功率RTC) |
| ISL21009 | High Voltage Input Precision, Low Noise FGA Voltage References(高电压输入精度，低噪声FGA电压基准) |
| ISL21400 | Programmable Temperature Slope Voltage Reference(可编程温度斜率电压基准) |
| ISL22316 | Low Noise, Low Power I2C Bus, 128 Taps(低噪声,低功率，I2C总线, 128抽头电位器) |
| ISL22319 | Low Noise, Low Power, I2C Bus, 128 Taps, Wiper Only(低噪声,低功率，I2C总线, 128抽头电位器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL1220IUZ | 功能描述:实时时钟 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL1220IUZ-T | 功能描述:实时时钟 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL1221 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Low Power RTC with Battery Backed |
| ISL1221IUZ | 功能描述:实时时钟 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
| ISL1221IUZ-T | 功能描述:实时时钟 REAL TIME CLKRTC IN RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 总线接口:I2C 日期格式:DW:DM:M:Y 时间格式:HH:MM:SS RTC 存储容量:64 B 电源电压-最大:5.5 V 电源电压-最小:1.8 V 最大工作温度:+ 85 C 最小工作温度: 安装风格:Through Hole 封装 / 箱体:PDIP-8 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。