- 您现在的位置：买卖IC网 > PDF目录19717 > ISL6142CB-T (Intersil)IC CONTROLLER HOT PLUG 14-SOIC PDF资料下载
参数资料
| 型号： | ISL6142CB-T |
| 厂商： | Intersil |
| 文件页数： | 5/23页 |
| 文件大小： | 0K |
| 描述： | IC CONTROLLER HOT PLUG 14-SOIC |
| 标准包装： | 2,500 |
| 类型： | 热交换控制器 |
| 应用： | 通用型 VoIP |
| 内部开关： | 无 |
| 电源电压： | 36 V ~ 72 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 14-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 14-SOICN |
| 包装： | 带卷 (TR) |
ISL6142, ISL6152
V EE Pin 7 - This is the most Negative Supply Voltage, such
as in a -48V system. Most of the other signals are
referenced relative to this pin, even though it may be far
away from what is considered a GND reference.
SENSE Pin 8 - This analog input monitors the voltage drop
across the external sense resistor to determine if the current
flowing through it exceeds the programmed Over-Current
trip point (50mV/Rsense). If the Over-Current threshold is
exceeded, the circuit will regulate the current to maintain a
nominal voltage drop of 50mV across the R1 sense resistor,
also referred to as Rsense. If current is limited for more than
the programmed time-out period the IntelliTrip TM electronic
circuit breaker will trip and turn off the FET.
A second comparator is employed to detect and respond
quickly to hard faults. The threshold of this comparator is set
approximately four times higher (210mV) than the
Over-Current trip point. When the hard fault comparator
threshold is exceeded the GATE is immediately (10μs
typical) shut off (V GATE = V EE ), the timer is reset, and a
single retry (soft-start) is initiated.
IS+ Pin 9 - This analog pin is the positive input of the current
sense circuit. A sensing resistor (R8) is connected between
this pin and the output side of R1, which is also connected to
the SENSE pin. It should match the IS- resistor (R7) as
closely as possible (1%) to minimize output current error
(IS OUT ). If current sensing is not used in the application, the
IS+ pin should be tied directly to the IS- pin and the node
should be left floating.
GATE Pin 10 - This analog output drives the gate of the
external FET used as a pass transistor. The GATE pin is
high (FET is on) when the following conditions are met:
1.3V and 8.0V. At initial start-up the DRAIN to V EE voltage
differential must be less than 1.3V, and the GATE voltage
must be within 2.5V of its normal operating voltage (13.6V)
for power to be considered good. When both conditions are
met, the PWRGD/PWRGD output is latched into the active
state. At this point only the 8V DRAIN comparator can
control the PWRGD/PWRGD output, and will drive it inactive
if the DRAIN voltage exceeds V EE by more than 8.0V.
IS OUT Pin 12 - This analog pin is the output of the current
sense circuit. The current flowing out of this pin (IS OUT ) is
proportional to the current flowing through the R1 sense
resistor (I SENSE ). The scaling factor, IS OUT /I SENSE is
defined by the resistor ratio of R1/R7. Current to voltage
conversion is accomplished by placing a resistor from this
pin to -V IN . The current flowing out of the pin is supplied by
the internal 13V regulator and should not exceed 600μA.
The output voltage will clamp at approximately 8V. If current
sensing is not used in the application the pin should be left
open.
CT Pin 13 - This analog I/O pin is used to program the
Over-Current Time-Out period with a capacitor connected to
the negative supply rail (-V IN which is equal to V EE ). During
normal operation, the pin is pulled down to V EE . During
current limiting, the capacitor is charged with a 20 μ A
(nominal) current source. When the CT pin charges to 8.5V,
it times out and the GATE is latched off. If the short circuit
goes away prior to the time-out, the GATE will remain on. If
no capacitor is connected, the time-out will be much quicker,
with only the package pin capacitance (~ 5 to 10pF) to
charge. If no external capacitor is connected to the CT pin
the time-out will occur in a few μsec. To set the desired
time-out period use:
?
?
?
?
V DD UVLO is above its trip point (~16.5V)
Voltage on the UV pin is above its trip point (1.255V)
Voltage on the OV pin is below its trip point (1.255V)
No Over-Current conditions are present.
dt = (C * dV)/I = (C * 8.5)/20 μ A = 0.425*10 6 * C
NOTE: The printed circuit board’s parasitic capacitance (CT pin to
the negative input, -V IN ) should be taken into consideration when
calculating the value of C3 needed for the desired time-out.
? The Disable pin is low.
If any of the 5 conditions are violated, the GATE pin will be
pulled low to shut off or regulate current through the FET.
The GATE is latched off only when an Over-Current event
exceeds the programmed time-out period.
The GATE is driven high by a weak (-50μA nominal) pull-up
current source, in order to slowly turn on the FET. It is driven
low by a 70mA (nominal) pull-down device for three of the
above shut-off conditions. A larger (350mA nominal)
pull-down current shuts off the FET very quickly in the event
of a hard fault where the sense pin voltage exceeds
approximately 210mV.
DRAIN Pin 11 - This analog input monitors the voltage of the
FET drain for the Power Good function. The DRAIN input is
tied to two comparators with internal reference voltages of
5
V DD Pin 14 - This is the most positive Power Supply pin. It
can range from the Under-Voltage lockout threshold
(typically 16.5V) to +80V (Relative to V EE ). The pin can
tolerate up to 100V without damage to the IC.
相关PDF资料 |
PDF描述 |
|---|---|
| MIC39101-2.5BM TR | IC REG LDO 2.5V 1A 8-SOIC |
| EBM15DCWT | CONN EDGECARD 30POS DIP .156 SLD |
| ISPLSI 2096E-135LQ128 | IC PLD ISP 96I/O 7.5NS 128PQFP |
| M4A3-192/96-7VNI | IC CPLD ISP 4A 192MC 144TQFP |
| M4A3-192/96-6VNC | IC CPLD ISP 4A 192MC 144TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6142CBZA | 功能描述:IC HOT PLUG CTRLR NEG 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| ISL6142CBZA-T | 功能描述:IC CTRLR HOT PLUG NEG V 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| ISL6142IB | 功能描述:IC CTRLR HOT PLUG NEG 14-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| ISL6142IB-T | 功能描述:IC CTRLR HOT PLUG NEG 14-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
| ISL6142IBZA | 功能描述:IC CTRLR HOT PLUG NEG 14-SOIC RoHS:是 类别:集成电路 (IC) >> PMIC - 热交换 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:100 系列:- 类型:热插拔开关 应用:通用 内部开关:是 电流限制:可调 电源电压:9 V ~ 13.2 V 工作温度:-40°C ~ 150°C 安装类型:表面贴装 封装/外壳:10-WFDFN 裸露焊盘 供应商设备封装:10-TDFN-EP（3x3） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。