参数资料
| 型号： | ISL6308AIRZ |
| 厂商： | Intersil |
| 文件页数： | 14/28页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM BUCK 3PHASE 40-QFN |
| 标准包装： | 500 |
| 应用： | 控制器，DDR |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.6 V ~ 2.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（6x6） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ISL6308A
By simply adjusting the value of R S , the load line can be set to
any level, giving the converter the right amount of droop at all
load currents. It may also be necessary to compensate for any
-
VDIFF
changes in DCR due to temperature. These changes cause
the load line to be skewed, and cause the R-C time constant
to not match the L/DCR time constant. If this becomes a
problem a simple negative temperature coefficient resistor
V OFS
+
R 1
FB
VREF
E/A
network can be used in the place of R COMP to compensate
for the rise in DCR due to temperature.
Output Voltage Offset Programming
The ISL6308A allows the designer to accurately adjust the
offset voltage by connecting a resistor, R OFS , from the OFS
I OFS
VCC
pin to VCC or GND. When R OFS is connected between OFS
and VCC, the voltage across it is regulated to 1.5V. This
R OFS
-
1.5V
causes a proportional current (I OFS ) to flow into the OFS pin
and out of the FB pin. If R OFS is connected to ground, the
voltage across it is regulated to 0.5V, and I OFS flows into the
OFS
ISL6308A
+
-
0.5V
+
FB pin and out of the OFS pin. The offset current flowing
through the resistor between VDIFF and FB will generate
the desired offset voltage which is equal to the product
(I OFS x R 1 ). These functions are shown in Figures 8 and 9.
GND
FIGURE 9. NEGATIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
VCC
Once the desired output offset voltage has been determined,
use the following formulas to set R OFS :
Advanced Adaptive Zero Shoot-Through Deadtime
Control (Patent Pending)
The integrated drivers incorporate a unique adaptive
R OFS = --------------------------
R OFS = --------------------------
For Positive Offset (connect R OFS to GND):
0.5 ? R 1
V OFFSET
For Negative Offset (connect R OFS to VCC):
1.5 ? R 1
V OFFSET
VDIFF
+
(EQ. 9)
(EQ. 10)
deadtime control technique to minimize deadtime, resulting
in high efficiency from the reduced freewheeling time of the
lower MOSFET body-diode conduction, and to prevent the
upper and lower MOSFETs from conducting simultaneously.
This is accomplished by ensuring either rising gate turns on
its MOSFET with minimum and sufficient delay after the
other has turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.3V/+0.8V trip point for a
forward/reverse current, at which time the UGATE is
released to rise. An auto-zero comparator is used to correct
V OFS
-
R 1
VREF
E/A
the r DS(ON) drop in the phase voltage preventing false
detection of the -0.3V phase level during r DS(ON) conduction
FB
I OFS
period. In the case of zero current, the UGATE is released
after 35ns delay of the LGATE dropping below 0.5V. During
the phase detection, the disturbance of LGATE falling
transition on the PHASE node is blanked out to prevent
falsely tripping. Once the PHASE is high, the advanced
adaptive shoot-through circuitry monitors the PHASE and
UGATE voltages during a PWM falling edge and the
subsequent UGATE turn-off. If either the UGATE falls to less
+
-
+
1.5V
than 1.75V above the PHASE or the PHASE falls to less than
+0.8V, the LGATE is released to turn on.
R OFS
OFS
GND
ISL6308A
-
GND
0.5V
VCC
Internal Bootstrap Device
All three integrated drivers feature an internal bootstrap
schottky diode. Simply adding an external capacitor across
FIGURE 8. POSITIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
14
the BOOT and PHASE pins completes the bootstrap circuit.
The bootstrap function is also designed to prevent the
bootstrap capacitor from overcharging due to the large
FN6669.0
September 9, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6308IRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6310IRZ | IC CTRLR PWM 2PHASE BUCK 32-QFN |
| ISL6312AIRZ | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| ISL6312CRZ-TR5312 | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| ISL6313BIRZ | IC CTRLR PWM 2PHASE BUCK 36-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6308AIRZ-T | 功能描述:IC CTRLR PWM BUCK 3PHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6308CRZ | 功能描述:电压模式 PWM 控制器 DAC-LESS MULTI-PHS PWM CNTRLR W/3-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6308CRZR5374 | 制造商:Intersil Corporation 功能描述:ISL6308CRZ W/ 24HR BURN-IN - Rail/Tube 制造商:Intersil Corporation 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN 制造商:Intersil 功能描述:ISL6308CRZ W/24HRU RN-IN |
| ISL6308CRZ-T | 功能描述:电压模式 PWM 控制器 DAC-LESS MULTI-PHS PWM CNTRLR W/3-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6308CRZ-TR5374 | 制造商:Intersil Corporation 功能描述:ISL6308CRZ W/ 24HR BURN-IN - Tape and Reel 制造商:Intersil Corporation 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN 制造商:Intersil 功能描述:ISL6308CRZ W/24HRU RN-IN |
发布紧急采购，3分钟左右您将得到回复。