参数资料
| 型号： | ISL6308AIRZ |
| 厂商： | Intersil |
| 文件页数： | 16/28页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM BUCK 3PHASE 40-QFN |
| 标准包装： | 500 |
| 应用： | 控制器，DDR |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.6 V ~ 2.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（6x6） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ISL6308A
to regulate to zero volts at the beginning of the soft-start
cycle. The Output soft-start time, t SS , begins with a delay
period equal to 64 switching cycles after the ENLL has
*CONNECT DROOP TO IREF
TO DISABLE THE DROOP FEATURE.
R OCSET
exceeded its POR level, followed by a linear ramp with a rate
determined by the switching period, 1/F sw .
IREF
DROOP*
ICOMP
-
V OCSET
+
OCSET
64 + DAC ? 1280
t SS = --------------------------------------------
(EQ. 12)
F SW
For example, a regulator with 450kHz switching frequency
ISUM
+
ISEN
-
-
V DROOP
+
100μA
having REF voltage set to 1.2V has t SS equal to 3.55ms.
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft-start and ramps to zero during the first 640
VDIFF
+1V
+
-
OC
cycles of soft-start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative bias.
The ISL6308A also has the ability to start up into a
pre-charged output as shown in Figure 12, without causing
any unnecessary disturbance. The FB pin is monitored
during soft-start, and should it be higher than the equivalent
DAC + 150mV
V OVP
SOFT-START, FAULT
AND CONTROL LOGIC
internal ramping reference voltage, the output drives hold
both MOSFETs off. Once the internal ramping reference
exceeds the FB pin potential, the output drives are enabled,
VSEN
+
-
+
OV
PGOOD
allowing the output to ramp from the pre-charged level to the
final level dictated by the reference setting. Should the
output be pre-charged to a level exceeding the reference
RGND
-
x1
-
+
UV
setting, the output drives are enabled at the end of the soft-
start period, leading to an abrupt correction in the output
voltage down to the “reference set” level.
Fault Monitoring and Protection
0.82 x DAC
ISL6308A INTERNAL CIRCUITRY
The ISL6308A actively monitors output voltage and current
to detect fault conditions. Fault monitors trigger protective
measures to prevent damage to the load.
One common power good indicator is provided for linking to
external system monitors. The schematic in Figure 13
outlines the interaction between the fault monitors and the
power-good signal.
OUTPUT PRECHARGED
ABOVE DAC LEVEL
OUTPUT PRECHARGED
BELOW DAC LEVEL
FIGURE 13. POWER-GOOD AND PROTECTION CIRCUITRY
Power-Good Signal
The power-good pin (PGOOD) is an open-drain logic output
that transitions high when the converter is operating after
soft-start. PGOOD pulls low during shutdown and releases
high after a successful soft-start. PGOOD transitions low
when an undervoltage, overvoltage, or overcurrent condition
is detected or when the controller is disabled by a reset from
ENLL or POR. If after an undervoltage or overvoltage event
occurs the output returns to within under and overvoltage
limits, PGOOD will return high.
Undervoltage Detection
The undervoltage threshold is set at 82% of the REF
voltage. When the output voltage (VSEN-RGND) is below
the undervoltage threshold, PGOOD gets pulled low. No
GND>
GND>
T1 T2
T3
V OUT (0.5V/DIV)
ENLL (5V/DIV)
other action is taken by the controller. PGOOD will return
high if the output voltage rises above 85% of the REF
voltage.
Overvoltage Protection
Actions are taken by the ISL6308A to protect the load when
FIGURE 12. SOFT-START WAVEFORMS FOR ISL6308A-
BASED MULTI-PHASE CONVERTER
16
an overvoltage condition occurs, until the output voltage falls
back within set limits.
FN6669.0
September 9, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6308IRZ | IC CTRLR PWM 3PHASE BUCK 40-QFN |
| ISL6310IRZ | IC CTRLR PWM 2PHASE BUCK 32-QFN |
| ISL6312AIRZ | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| ISL6312CRZ-TR5312 | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| ISL6313BIRZ | IC CTRLR PWM 2PHASE BUCK 36-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6308AIRZ-T | 功能描述:IC CTRLR PWM BUCK 3PHASE 40-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6308CRZ | 功能描述:电压模式 PWM 控制器 DAC-LESS MULTI-PHS PWM CNTRLR W/3-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6308CRZR5374 | 制造商:Intersil Corporation 功能描述:ISL6308CRZ W/ 24HR BURN-IN - Rail/Tube 制造商:Intersil Corporation 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN 制造商:Intersil 功能描述:ISL6308CRZ W/24HRU RN-IN |
| ISL6308CRZ-T | 功能描述:电压模式 PWM 控制器 DAC-LESS MULTI-PHS PWM CNTRLR W/3-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6308CRZ-TR5374 | 制造商:Intersil Corporation 功能描述:ISL6308CRZ W/ 24HR BURN-IN - Tape and Reel 制造商:Intersil Corporation 功能描述:IC CTRLR PWM 3PHASE BUCK 40-QFN 制造商:Intersil 功能描述:ISL6308CRZ W/24HRU RN-IN |
发布紧急采购，3分钟左右您将得到回复。