参数资料
型号: ISL6310EVAL1Z
厂商: Intersil
文件页数: 16/27页
文件大小: 0K
描述: EVALUATION BOARD FOR ISL6310
标准包装: 1
主要目的: DC/DC,步降
输出及类型: 1,非隔离
输出电压: 1.5V
电流 - 输出: 60A
输入电压: 5 ~ 12 V
稳压器拓扑结构: 降压
频率 - 开关: 400kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: ISL6310
ISL6310
*CONNECT DROOP TO IREF
fixed voltage, V OVP . The fixed voltage, V OVP , is 1.67V. Upon
TO DISABLE THE DROOP FEATURE
R OCSET
successful soft-start, the overvoltage trip level is only REF
plus 150mV. OVP releases 50mV below its trip point if it was
DROOP*
ICOMP
- V OCSET +
OCSET
“REF plus 150mV” that tripped it, and releases 100mV below
IREF
+
its trip point if it was the fixed voltage, V OVP , that tripped it.
Actions are taken by the ISL6310 to protect the load when an
ISUM
ISEN
-
-
V DROOP
+
100μA
overvoltage condition occurs, until the output voltage falls
back within set limits.
At the inception of an overvoltage event, all LGATE signals
VDIFF
+1V
+
-
OC
are commanded high, and the PGOOD signal is driven low.
This causes the controller to turn on the lower MOSFETs
and pull the output voltage below a level that might cause
damage to the load. The LGATE outputs remain high until
VDIFF falls to within the overvoltage limits explained above.
DAC + 150mV
The ISL6310 will continue to protect the load in this fashion
as long as the overvoltage condition recurs.
V OVP
SOFT-START, FAULT
AND CONTROL LOGIC
-
Once an overvoltage condition ends the ISL6310 continues
normal operation and PGOOD returns high.
Pre-POR Overvoltage Protection
Prior to PVCC and VCC exceeding their POR levels, the
VSEN
RGND
+
-
x1
+
-
OV
UV
PGOOD
ISL6310 is designed to protect the load from any overvoltage
events that may occur. This is accomplished by means of an
internal 10k Ω resistor tied from PHASE to LGATE, which
turns on the lower MOSFET to control the output voltage
+
0.82 x DAC ISL6310 INTERNAL CIRCUITRY
FIGURE 13. POWER-GOOD AND PROTECTION CIRCUITRY
Power-Good Signal
The power-good pin (PGOOD) is an open-drain logic output
that transitions high when the converter is operating after
soft-start. PGOOD pulls low during shutdown and releases
high after a successful soft-start. PGOOD transitions low
when an undervoltage, overvoltage, or overcurrent condition
is detected or when the controller is disabled by a reset from
ENLL or POR. If after an undervoltage or overvoltage event
occurs the output returns to within under and overvoltage
limits, PGOOD will return high.
Undervoltage Detection
The undervoltage threshold is set at 82% of the REF
voltage. When the output voltage (VSEN-RGND) is below
the undervoltage threshold, PGOOD gets pulled low. No
other action is taken by the controller. PGOOD will return
high if the output voltage rises above 85% of the REF
voltage.
Overvoltage Protection
The ISL6310 constantly monitors the difference between the
VSEN and RGND voltages to detect if an overvoltage event
occurs. During soft-start, while the DAC/REF is ramping up,
the overvoltage trip level is the higher of REF plus 150mV or a
16
until the overvoltage event ceases or the input power supply
cuts off. For complete protection, the low side MOSFET
should have a gate threshold well below the maximum
voltage rating of the load/microprocessor.
In the event that during normal operation the PVCC or VCC
voltage falls back below the POR threshold, the pre-POR
overvoltage protection circuitry reactivates to protect from
any more pre-POR overvoltage events
Open Sense Line Protection
In the case that either of the remote sense lines, VSEN or
GND, become open, the ISL6310 is designed to detect this
and shut down the controller. This event is detected by
monitoring the voltage on the IREF pin, which is a local
version of V OUT sensed at the outputs of the inductors.
If VSEN or RGND become opened, VDIFF falls, causing the
duty cycle to increase and the output voltage on IREF to
increase. If the voltage on IREF exceeds “VDIFF+1V”, the
controller will shut down. Once the voltage on IREF falls
below “VDIFF+1V”, the ISL6310 will restart at the beginning
of soft-start.
Overcurrent Protection
The ISL6310 detects overcurrent events by comparing the
droop voltage, V DROOP , to the OCSET voltage, V OCSET , as
shown in Figure 13. The droop voltage, set by the external
current sensing circuitry, is proportional to the output current
as shown in Equation 8. A constant 100μA flows through
R OCSET , creating the OCSET voltage. When the droop
voltage exceeds the OCSET voltage, the overcurrent
FN9209.4
August 7, 2008
相关PDF资料
PDF描述
GCM15DSUS CONN EDGECARD 30POS DIP .156 SLD
EBM12DCTD-S288 CONN EDGECARD 24POS .156 EXTEND
GBM11DSES-S243 CONN EDGECARD 22POS .156 EYELET
AIRD-02-4R7K INDUCTOR PWR DRUM CORE 4.7UH
RCM12DTKH-S288 CONN EDGECARD 24POS .156 EXTEND
相关代理商/技术参数
参数描述
ISL6310IRZ 功能描述:电压模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
ISL6310IRZ-T 功能描述:电压模式 PWM 控制器 W/ANNEAL 2-PH PWM CNTROL W/2-DRVRS RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
ISL6312ACRZ 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6312ACRZ-T 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)
ISL6312AIRZ 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源,ICERA E400,E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA,WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR)