参数资料
| 型号： | ISL6313BIRZ-T |
| 厂商： | Intersil |
| 文件页数： | 23/33页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM BUCK 2PHASE 36-TQFN |
| 产品培训模块： | Solutions for Industrial Control Applications |
| 标准包装： | 4,000 |
| 应用： | 控制器，Intel VR11，AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.5 V ~ 1.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-WFQFN 裸露焊盘 |
| 供应商设备封装： | 36-TQFN 裸露焊盘（6x6） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
ISL6313B
completed. In the case of an undervoltage event, PGOOD
will return high when the output voltage rises above the
undervoltage hysteresis level. PGOOD is always low prior to
the end of soft-start.
For AMD modes of operation, PGOOD will always be high
as long as VSEN is within the specified undervoltage/
overvoltage window and soft-start has ended. PGOOD only
goes low if VSEN is outside this window. Even if the
controller is shut down the PGOOD signal will still stay high
until VSEN falls below the undervoltage threshold.
Overvoltage Protection
The ISL6313B constantly monitors the difference between the
V SEN and R GND voltages to detect if an overvoltage event
occurs. During soft-start, while the DAC is ramping up, the
overvoltage trip level is the higher of a fixed voltage 1.260V or
DAC + 175mV for Intel modes of operation and DAC + 225mV
for AMD modes of operation. Upon successful soft-start, the
overvoltage trip level is only DAC + 175mV or DAC + 225mV
depending on whether the controller is running in Intel or AMD
mode. When the output voltage rises above the OVP trip level
actions are taken by the ISL6313B to protect the
microprocessor load.
At the inception of an overvoltage event, L GATE1 and
L GATE2 are commanded high and the PGOOD signal is
driven low. This turns on the all of the lower MOSFETs and
pulls the output voltage below a level that might cause
damage to the load. The L GATE outputs remain high until
V SEN falls 100mV below the OVP threshold that tripped the
overvoltage protection circuitry. The ISL6313B will continue
to protect the load in this fashion as long as the overvoltage
condition recurs. Once an overvoltage condition ends the
ISL6313B latches off, and must be reset by toggling EN, or
through POR, before a soft-start can be reinitiated.
There is an OVP condition that exists that will not latch off the
ISL6313B. During a soft-start sequence, if the V SEN voltage is
above the OVP threshold an overvoltage event will occur, but
will be released once V SEN falls 100mV below the OVP
overvoltage protection circuitry reactivates to protect from
any more pre-POR overvoltage events.
Undervoltage Detection
The undervoltage threshold is set at DAC - 350mV of the
VID code. When the output voltage (V SEN - R GND ) is below
the undervoltage threshold, PGOOD gets pulled low. No
other action is taken by the controller. PGOOD will return
high if the output voltage rises above DAC - 250mV.
Open Sense Line Prevention
In the case that either of the remote sense lines, VSEN or
GND, become open, the ISL6313B is designed to prevent
the controller from regulating. This is accomplished by
means of a small 5μA pull-up current on VSEN, and a pull-
down current on RGND. If the sense lines are opened at any
time, the voltage difference between V SEN and R GND will
increase until an overvoltage event occurs, at which point
overvoltage protection activates and the controller stops
regulating. The ISL6313B will be latched off and cannot be
restarted until the controller is reset.
Overcurrent Protection
The ISL6313B takes advantage of the proportionality
between the load current and the average current, I AVG , to
detect an overcurrent condition. Two different methods of
detecting overcurrent events are available on the ISL6313B.
The first method continually compares the average sense
current with a constant 100μA OCP reference current as
shown in Figure 16. Once the average sense current
exceeds the OCP reference current, a comparator triggers
the converter to begin overcurrent protection procedures.
For this first method the overcurrent trip threshold is dictated
by the DCR of the inductors, the number of active channels,
and the RSET pin resistor, R SET . To calculate the
overcurrent trip level, I OCP , using this method use
Equation 23, where N is the number of active channels,
DCR is the individual inductor ’s DCR, and R SET is the RSET
pin resistor value.
100 ? 10
? R SET ? N ? 3
I OCP = ---------------------------------------------------------------
threshold. If V SEN then rises above the OVP trip threshold a
second time, the ISL6313B will be latched off and cannot be
restarted until the controller is reset.
– 6
DCR ? 400
(EQ. 23)
Pre-POR Overvoltage Protection
Prior to P VCC and VCC exceeding their POR levels, the
ISL6313B is designed to protect the load from any
overvoltage events that may occur. This is accomplished by
means of an internal 10k Ω resistor tied from PHASE to
LGATE, which turns on the lower MOSFET to control the
output voltage until the overvoltage event ceases or the input
power supply cuts off. For complete protection, the low side
MOSFET should have a gate threshold well below the
maximum voltage rating of the load/microprocessor.
In the event that during normal operation the P VCC or VCC
voltage falls back below the POR threshold, the pre-POR
23
During VID-on-the-fly transitions the overcurrent trip level for
this method is boosted to prevent false overcurrent trip
events that can occur. Starting from the beginning of a
dynamic VID transition, the overcurrent trip level is boosted
to 140μA. The OCP level will stay at this boosted level until
50μs after the end of the dynamic VID transition, at which
point it will return to the typical 100μA trip level.
The second method for detecting overcurrent events
continuously compares the voltage on the IOUT pin, V IOUT ,
to the overcurrent protection voltage, V OCP , as shown in
Figure 16. The average channel sense current flows out the
IOUT pin and through R IOUT , creating the IOUT pin voltage
which is proportional to the output current. When the IOUT
FN6809.0
November 6, 2008
相关PDF资料 |
PDF描述 |
|---|---|
| PQ033Y3H3ZZ | IC REG LDO 3.3V 3.5A SC63 |
| HSC20DRES-S93 | CONN EDGECARD 40POS .100 EYELET |
| ABC13DRYS-S93 | CONN EDGECARD 26POS DIP .100 SLD |
| ISL6132IR | IC SUPERVISOR VOLT 2-LINE 24-QFN |
| ACC13DREI-S93 | CONN EDGECARD 26POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6313CRZ | 制造商:Intersil Corporation 功能描述:TWO-PHASE BUCK PWM CNTRLR W/ INTEGRATED MOSFET DRVRS FOR INT - Rail/Tube 制造商:Intersil Corporation 功能描述:Switching Controllers 2-PH PWM CNTRLR W/2 INTEGRTD DRVRS 36LD |
| ISL6313CRZ-T | 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6313IRZ | 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6313IRZ-T | 功能描述:IC CTRLR PWM 2PHASE BUCK 36-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6314CRZ | 功能描述:电压模式 PWM 控制器 1-PH PWM CNTRLR W/1 INTEGRTD DRVRS 32LD RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。