参数资料
| 型号： | ISL6322IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 34/41页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，Intel VR10、VR11、AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.38 V ~ 1.99 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页当前第34页第35页第36页第37页第38页第39页第40页第41页
ISL6322
2. Plug the inductor L and DCR component values, and the
value for C 1 chosen in step 1, into Equation 33 to
calculate the value for R 1 .
3. Select new values, R 1,NEW and R 2,NEW , for the time
constant resistors based on the original values, R 1,OLD
and R 2,OLD , using Equation 36 and Equation 37.
R 1 = -------------------------
R 1 , NEW = R 1 , OLD ? ----------
Δ V
L
DCR ? C 1
I OCP = I OCP , min
(EQ. 33)
Δ V 1
2
(EQ. 36)
R 2 , NEW = R 2 , OLD ? ----------
Δ V
3. Resistor R 2 should be left unpopulated.
If the desired overcurrent trip level, I OCP , is greater than the
Δ V 1
2
(EQ. 37)
minimum overcurrent trip level, I OCP,min , then a resistor
divider R-C circuit should be used to set the desired trip
level. Do the following steps to choose the component
values for the resistor divider R-C current sensing
network:
1. Choose an arbitrary value for C 1 . The recommended
value is 0.1 μ F.
2. Plug the inductor L and DCR component values, the
value for C 1 chosen in step 1, the number of active
channels N, and the desired overcurrent protection level
I OCP into Equations 34 and 35 to calculate the values for
R 1 and R 2 .
4. Replace R 1 and R 2 with the new values and check to see
that the error is corrected. Repeat the procedure if
necessary.
Load-line Regulation Resistor
If load-line regulation is desired, the IDROOP pin should be
shorted to the FB pin in order for the internal average
sense current to flow out across the load-line regulation
resistor, labeled R FB in Figure 6. This resistor ’s value sets
the desired load-line required for the application. The
desired load-line, R LL , can be calculated by Equation 38,
where V DROOP is the desired droop voltage at the full load
I OCP > I OCP , min
C 1 ? 0.0375 ? N
C 1 ? ( I OCP ? DCR – 0.0375 ? N )
R LL = -------------------------
L ? I OCP
R 1 = ---------------------------------------
L ? I OCP
R 2 = ----------------------------------------------------------------------------------
(EQ. 34)
(EQ. 35)
current I FL .
V DROOP
(EQ. 38)
I FL
Based on the desired load-line, the load-line regulation
Due to errors in the inductance or DCR, it may be necessary
to adjust the value of R 1 and R 2 to match the time constants
correctly. The effects of time constant mismatch can be seen
in the form of droop overshoot or undershoot during the
initial load transient spike, as shown in Figure 22. Do the
following steps to ensure the R-C and inductor L/DCR
resistor, R FB , can be calculated from Equation 39 or
Equation 40, depending on the R-C current sense circuitry
being employed. If a basic R-C sense circuit consisting of C1
and R 1 is being used, use Equation 39. If a resistor divider
R-C sense circuit consisting of R 1 , R 2 , and C 1 is being used,
use Equation 40.
R FB = ----------------------------------
time constants are matched accurately .
R LL ? N ? 300
DCR
(EQ. 39)
DCR ? R 2
Δ V 1
Δ V 2
V OUT
R LL ? N ? 300 ? ( R 1 + R 2 )
R FB = ----------------------------------------------------------------
In Equations 39 and 40:
(EQ. 40)
R LL is the load-line resistance,
N is the number of active channels,
Δ I
I TRAN
DCR is the DCR of the individual output inductors, and
R1 and R 2 are the current sense R-C resistors.
If no load-line regulation is required, the IDROOP pin should
be left open and not connected to anything. To choose the
value for R FB in this situation, see “Compensation without
FIGURE 22. TIME CONSTANT MISMATCH BEHAVIOR
1. Capture a transient event with the oscilloscope set to
about L/DCR/2 (sec/div). For example, with L = 1μH and
DCR = 1m Ω , set the oscilloscope to 500μs/div.
2. Record Δ V1 and Δ V2 as shown in Figure 22.
34
Compensation
The two opposing goals of compensating the voltage
regulator are stability and speed. Depending on whether the
regulator employs the optional load-line regulation as
there are two distinct methods for achieving these goals:
FN6328.2
August 2, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ASM08DTBS | CONN EDGECARD 16POS R/A .156 SLD |
| AYM12DTMN-S664 | CONN EDGECARD 24POS R/A .156 |
| ECC50DREF-S734 | CONN EDGECARD 100POS .100 EYELET |
| 63USC12000MEFCSN35X45 | CAP ALUM 12000UF 63V 20% SNAP-IN |
| 0925-332K | COIL RF 3.3UH MOLDED SHIELDED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6323ACRZ | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323ACRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT. FOR CORE+NORTHBRIDGE,1 PHASE PSI, 3.4MHZ SVI - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323ACRZ-T | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323ACRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE+NORTHBRIDGE,1 PHASE PSI,3.4MHZ SV - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323ACRZ-TR5453 | 制造商:Intersil Corporation 功能描述:STD. ISL6323ACRZ-T WITH GOLD BOND WIRE ONLY, T&R - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。