- 您现在的位置：买卖IC网 > PDF目录17644 > ISL6328IRZ-T (Intersil)IC CTRLR PWM SYNC BUCK DL 48QFN PDF资料下载
参数资料
| 型号： | ISL6328IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 28/33页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM SYNC BUCK DL 48QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，AMD SVI |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 2 |
| 输出电压： | 0.0125 V ~ 1.55 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | * |
| 封装/外壳： | * |
| 供应商设备封装： | * |
| 包装： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页
ISL6328
At the beginning of the load transient, the output capacitors
L ≤ ------------------------------- ? Δ V MAX – ( Δ I ? ESR )
L ≤ 1.25
---------------------------- ? Δ V MAX – ( Δ I ? ESR ) ? ? V IN – V O ?
( Δ I ) 2
supply all of the transient current. The output voltage will initially
deviate by an amount approximated by the voltage drop across
the ESL. As the load current increases, the voltage drop across
the ESR increases linearly until the load current reaches its final
value. The capacitors selected must have sufficiently low ESL and
ESR so that the total output-voltage deviation is less than the
allowable maximum. Neglecting the contribution of inductor
2 ? N ? C ? V O
( Δ I ) 2
? N ? C
Switching Frequency
? ?
(EQ. 41)
(EQ. 42)
Δ V ≈ ESL ? ----- + ESR ? Δ I
current and regulator response, the output voltage initially
deviates by an amount:
di (EQ. 39)
dt
The filter capacitor must have sufficiently low ESL and ESR so
that Δ V < Δ V MAX .
Most capacitor solutions rely on a mixture of high frequency
capacitors with relatively low capacitance in combination with bulk
capacitors having high capacitance but limited high-frequency
performance. Minimizing the ESL of the high-frequency capacitors
allows them to support the output voltage as the current increases.
Minimizing the ESR of the bulk capacitors allows them to supply the
There are a number of variables to consider when choosing the
switching frequency, as there are considerable effects on the
upper MOSFET loss calculation. These effects are outlined in
switching frequency. The lower limit is established by the
requirement for fast transient response and small output-voltage
ripple as outlined in “Output Filter Design” on page 27. Choose
the lowest switching frequency that allows the regulator to meet
the transient-response requirements.
Switching frequency is determined by the selection of the
frequency-setting resistor, R T . Figure 22 and Equation 43 are provided
to assist in selecting the correct value for R T .
increased current with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of the
R T = 10
[ 10.61 – ( 1.035 ? log ( f S ) ) ]
(EQ. 43)
output-voltage ripple. As the bulk capacitors sink and source the
inductor AC ripple current (see “Interleaving” on page 12 and
Equation 3), a voltage develops across the bulk capacitor ESR
equal to I C,PP (ESR). Thus, once the output capacitors are
selected, the maximum allowable ripple voltage, V PP(MAX) ,
determines the lower limit on the inductance.
1k
– N ? V OUT ? ? V OUT
? V
L ≥ ESR ? ------------------------------------------------------------
? IN ?
f S ? V IN ? V PP ( MAX )
(EQ. 40)
100
Since the capacitors are supplying a decreasing portion of the
load current while the regulator recovers from the transient, the
capacitor voltage becomes slightly depleted. The output
inductors must be capable of assuming the entire load current
before the output voltage decreases more than Δ V MAX . This
places an upper limit on inductance.
10
10k
100k 1M
SWITCHING FREQUENCY (Hz)
10M
Equation 41 gives the upper limit on L for the cases when the
trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 42
addresses the leading edge. Normally, the trailing edge dictates
the selection of L because duty cycles are usually less than 50%.
Nevertheless, both inequalities should be evaluated, and L
should be selected based on the lower of the two results. In each
equation, L is the per-channel inductance, C is the total output
capacitance, and N is the number of active channels.
28
FIGURE 22. R T vs SWITCHING FREQUENCY
Input Capacitor Selection
The input capacitors are responsible for sourcing the AC
component of the input current flowing into the upper MOSFETs.
Their RMS current capacity must be sufficient to handle the AC
component of the current drawn by the upper MOSFETs which is
related to duty cycle and the number of active phases.
FN7621.1
June 7, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| LB16WGW01 | SWITCH PUSHBUTTON SPDT 3A 125V |
| ISL6328CRZ-T | IC CTRLR PWM SYNC BUCK DL 48QFN |
| LB16WKW01 | SWITCH PUSHBUTTON SPDT 3A 125V |
| X9315WMIZ-2.7T1R5419 | IC DGTL POT 32POS 10K 8MSOP |
| YB15WCKG01-BB | SWITCH PUSH SPDT 0.4VA 28V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6329CRZ | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6329CRZ-T | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6329EVAL1Z | 制造商:Intersil Corporation 功能描述:ISL6329 EVALUATION BOARD - 60 LEAD - QFN - ROHS COMPLIANT - Bulk |
| ISL6329IRZ | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
| ISL6329IRZ-T | 功能描述:电压模式 PWM 控制器 6+1 PHS DL PWM CONTRLR FOR CORE RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。