参数资料
| 型号： | ISL6336BIRZ |
| 厂商： | Intersil |
| 文件页数： | 15/31页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM SYNC BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR11.1 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.5 V ~ 1.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
| 产品目录页面： | 1248 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
ISL6336B
I SEN = I L ? -----------------------
R ISEN
L
R SENSE V OUT
efficiency due to the additional power loss on the current
sense element R SENSE .
The same capacitor C T is needed to match the time delay
between ISEN- and ISEN+ signals. Select the proper C T to
keep the time constant of R ISEN and C T (R ISEN x C T ) close
to 27ns.
Equation 7 shows the ratio of the channel current to the
sensed current I SEN .
R SENSE
(EQ. 7)
I
L
C OUT
the error in the reference voltage (output of the DAC) and
offset errors in the OFS current source, remote-sense and
error amplifiers. Intersil specifies the guaranteed tolerance of
the ISL6336B to include the combined tolerances of each of
these elements.
The output of the error amplifier, V COMP , is compared to the
sawtooth waveforms to generate the PWM signals. The
PWM signals control the timing of the Intersil MOSFET
drivers and regulate the converter output to the specified
reference voltage. The internal and external circuitries which
control the voltage regulation are illustrated in Figure 6.
The ISL6336B incorporates an internal differential remote-
sense amplifier in the feedback path. The amplifier removes
the voltage error encountered when measuring the output
ISL6336B
INTERNAL CIRCUIT
I n
R ISEN(n)
voltage relative to the local controller ground reference point
resulting in a more accurate means of sensing output
voltage. Connect the microprocessor sense pins to the
non-inverting input, VSEN, and inverting input, RGND, of the
CURRENT
SENSE
+
-
ISEN-(n)
ISEN+(n)
C T
remote-sense amplifier. The remote-sense output, V DIFF , is
connected to the inverting input of the error amplifier through
an external resistor.
A digital-to-analog converter (DAC) generates a reference
I SEN = I --------------------------
L R
R SENSE
ISEN
FIGURE 5. SENSE RESISTOR IN SERIES WITH INDUCTORS
The inductor DCR value will increase as the temperature
increases. Therefore the sensed current will increase as the
temperature of the current sense element increases. In order
to compensate the temperature effect on the sensed current
signal, a Positive Temperature Coefficient (PTC) resistor can
voltage based on the state of logic signals at pins VID7
through VID0. The DAC decodes the 8-bit logic signal (VID)
into one of the discrete voltages shown in Table 3. Each VID
input has an internal 30μA minimum pull-up to VCC after
t D3 . The pull-up current diminishes to zero above the logic
threshold (near 1V) to protect voltage-sensitive output
devices. External pull-up resistors can augment the pull-up
current sources in case the leakage into the driving device is
greater than 30μA.
R C C C
be selected for the sense resistor R ISEN , or the integrated
temperature compensation function of ISL6336B should be
utilized instead. The integrated temperature compensation
function is described in “External Temperature
EXTERNAL CIRCUIT
COMP
DAC
ISL6336B
INTERNAL CIRCUIT
Channel-Current Balance
R REF
REF
V COMP
The sensed current I n from each active channel are summed
together and divided by the number of active channels. The
resulting average current I AVG provides a measure of the
total load current. Channel-current balance is achieved by
comparing the sensed current of each channel to the
average current to make an appropriate adjustment to the
R FB
C REF
+
V DROOP
-
FB
VDIFF
IAVG
+
-
ERROR AMPLIFIER
PWM duty cycle of each channel with Intersil’s patented
current-balance method.
Channel-current balance is essential in achieving the
thermal advantage of multiphase operation. With good
V OUT +
V OUT -
VSEN
RGND
+
-
current balance, the power loss is equally dissipated over
multiple devices and a greater area.
Voltage Regulation
The compensation network shown in Figure 6 assures that
the steady-state error in the output voltage is limited only to
15
DIFFERENTIAL
REMOTE-SENSE
AMPLIFIER
FIGURE 6. OUTPUT VOLTAGE AND LOAD-LINE
REGULATION WITH OFFSET ADJUSTMENT
FN6696.2
August 31, 2010
相关PDF资料 |
PDF描述 |
|---|---|
| 80MXC8200MEFCSN35X50 | CAP ALUM 8200UF 80V 20% SNAP-IN |
| ABC18DRTI-S734 | CONN EDGECARD 36POS DIP .100 SLD |
| 400MXH470MEFCSN35X30 | CAP ALUM 470UF 400V 20% SNAP-IN |
| X40233S16I-A | IC VOLTAGE MON TRPL EE 16-SOIC |
| ASC17DRES-S734 | CONN EDGECARD 34POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6336BIRZ-T | 功能描述:IC CTRLR PWM SYNC BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336CRZ | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336CRZ-T | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336IRZ | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6336IRZ-T | 功能描述:IC CTRLR PWM 6PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。