参数资料
| 型号： | ISL6537CRZR5160 |
| 厂商： | Intersil |
| 文件页数： | 6/15页 |
| 文件大小： | 0K |
| 描述： | IC REG/CTRLR ACPI DUAL DDR 28QFN |
| 标准包装： | 50 |
| 应用： | 存储器，DDR/DDR2 稳压器 |
| 电流 - 电源： | 7mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-VQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（6x6） |
| 包装： | 管件 |
ISL6537
Functional Pin Description
5VSBY (Pin 1)
5VSBY is the bias supply of the ISL6537. It is typically
connected to the 5V standby rail of an ATX power supply.
During S4/S5 sleep states the ISL6537 enters a reduced
power mode and draws less than 1mA (I CC_S5 ) from the
5VSBY supply. The supply to 5VSBY should be locally
bypassed using a 0.1 μ F capacitor.
P12V (Pin 3)
The V TT regulation circuit and the Linear Drivers are
powered by P12V. P12V is not required during S3/S4/S5
PHASE (Pin 24)
Connect this pin to the upper MOSFET’s source. This pin is
used to monitor the voltage drop across the upper MOSFET
for overcurrent protection.
OCSET (Pin 22)
Connect a resistor (R OCSET ) from this pin to the drain of the
upper MOSFET. R OCSET , an internal 20 μ A current source
(I OCSET ), and the upper MOSFET on-resistance (r DS(ON) )
set the converter overcurrent (OC) trip point according to the
following equation:
r DS ( ON )
operation. P12V is typically connected to the +12V rail of an
ATX power supply.
GND (Pins 4, 27, 29)
I OCSET xR OCSET
I PEAK = -------------------------------------------------
(EQ. 1)
C SS > ------------------------------------------------
The GND terminals of the ISL6537 provide the return path
for the V TT LDO, and switching MOSFET gate drivers. High
ground currents are conducted directly through the exposed
paddle of the QFN package which must be electrically
connected to the ground plane through a path as low in
inductance as possible.
UGATE (Pin 26)
Connect this pin to the upper MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the upper
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the upper
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the upper MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
LGATE (Pin 28)
Connect this pin to the lower MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the lower
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the lower
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the lower MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
FB (Pin 15) and COMP (Pin 16)
The V DDQ switching regulator employs a single voltage
control loop. FB is the negative input to the voltage loop error
amplifier. The V DDQ output voltage is set by an external
resistor divider connected to FB. With a properly selected
divider, V DDQ can be set to any voltage between the power
rail (reduced by converter losses) and the 0.8V reference.
Loop compensation is achieved by connecting an AC
network across COMP and FB.
The FB pin is also monitored for under and overvoltage
events.
6
An overcurrent trip cycles the soft-start function.
VDDQ (Pins 7, 8)
The VDDQ pins should be connected externally together to
the regulated V DDQ output. During S0/S1 states, the VDDQ
pins serve as inputs to the V TT regulator and to the V TT
Reference precision divider.
DDR_VTT (Pins 5, 6)
The DDR_VTT pins should be connect externally together.
During S0/S1 states, the DDR_VTT pins serve as the
outputs of the V TT linear regulator. During S3 state, the V TT
regulator is disabled.
DDR_VTTSNS (Pin 9)
VTTSNS is used as the feedback for control of the V TT linear
regulator. Connect this pin to the V TT output at the physical
point of desired regulation.
VREF_OUT (Pin 13)
VREF_OUT is a buffered version of V TT and also acts as the
reference voltage for the V TT linear regulator. It is
recommended that a minimum capacitance of 0.1 μ F is
connected between V DDQ and VREF_OUT and also
between VREF_OUT and ground for proper operation.
VREF_IN (Pin 14)
A capacitor, C SS , connected between VREF_IN and ground
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (R U ||R L ), sets the
time constant for the start up ramp when transitioning from
S3/S4/S5 to S0/S1/S2.
The minimum value for C SS can be found through the
following equation:
C VTTOUT ? V DDQ (EQ. 2)
10 ? 2A ? R U || R L
The calculated capacitance, C SS , will charge the output
capacitor bank on the V TT rail in a controlled manner without
reaching the current limit of the V TT LDO.
FN9142.6
July 18, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6539IA-T | IC CTRLR DDR DRAM, SDRAM 28QSOP |
| ISL6540AIRZA-T | IC REG CTRLR BUCK PWM VM 28-QFN |
| ISL65426HRZ | IC REG BUCK SYNC ADJ 6A DL 50QFN |
| ISL6545IBZ-T | IC REG CTRLR BUCK PWM VM 8-SOIC |
| ISL6548ACRZA-T | IC REG/CTLR ACPI DUAL DDR 28QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6537CRZ-T | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6537CRZ-TR5160 | 功能描述:IC REG/CTRLR ACPI DUAL DDR 28QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ISL6539CA | 功能描述:IC CTRLR DDR DRAM, SDRAM 28QSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6539CA-T | 功能描述:IC CTRLR DDR DRAM, SDRAM 28QSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6539CAZ | 功能描述:电流型 PWM 控制器 VER OF ISL6539CA RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。