参数资料
| 型号： | ISL6566IRZ-T |
| 厂商： | Intersil |
| 文件页数： | 16/29页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM BUCK 3PHASE 40-QFN |
| 标准包装： | 4,000 |
| 应用： | 控制器，Intel VRM9，VRM10，AMD Hammer 应用 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.8 V ~ 1.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 40-VFQFN 裸露焊盘 |
| 供应商设备封装： | 40-QFN（6x6） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
ISL6566
VDIFF
Dynamic VID
Modern microprocessors need to make changes to their core
+
V OFS
-
R FB
VREF
E/A
voltage as part of normal operation. They direct the core-
voltage regulator to do this by making changes to the VID
inputs. The core-voltage regulator is required to monitor the
FB
I OFS
DAC inputs and respond to on-the-fly VID changes in a
controlled manner, supervising a safe output voltage transition
without discontinuity or disruption.
The DAC mode the ISL6566 is operating in determines how
the controller responds to a dynamic VID change. When in
VRM10 mode the ISL6566 checks the VID inputs six times
every switching cycle. If a new code is established and it
R OFS
OFS
ISL6566
+
-
0.5V
-
+
1.5V
stays the same for 3 consecutive readings, the ISL6566
recognizes the change and increments the reference.
Specific to VRM10, the processor controls the VID
transitions and is responsible for incrementing or
decrementing one VID step at a time. In VRM10 setting, the
GND
GND
VCC
ISL6566 will immediately change the reference to the new
requested value as soon as the request is validated; in
FIGURE 8. POSITIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
VDIFF
cases where the reference step is too large, the sudden
change can trigger overcurrent or overvoltage events.
In order to ensure the smooth transition of output voltage
during a VRM10 VID change, a VID step change smoothing
network is required for an ISL6566 based voltage regulator.
-
V OFS
+
R FB
FB
VREF
E/A
This network is composed of a 1k ? internal resistor between
the output of DAC and the capacitor C REF , between the REF
pin and ground. The selection of C REF is based on the time
duration for 1 bit VID change and the allowable delay time.
I OFS
Assuming the microprocessor controls the VID change at 1
bit every T VID , the relationship between C REF and T VID is
given by Equation 10.
C REF = 0.004X T VID
(EQ. 10)
VCC
As an example, for a VID step change rate of 5 μ s per bit, the
R OFS
+
-
+
1.5V
value of C REF is 22nF based on Equation 10.
When running in VRM9 or AMD Hammer operation, the
OFS
ISL6566
-
GND
0.5V
VCC
ISL6566 responds slightly different to a dynamic VID change
than when in VRM10 mode. In these modes the VID code can
be changed by more than a 1-bit step at a time. Once the
FIGURE 9. NEGATIVE OFFSET OUTPUT VOLTAGE
PROGRAMMING
Once the desired output offset voltage has been determined,
use the following formulas to set R OFS :
controller receives the new VID code it waits half of a phase
cycle and then begins slewing the DAC 12.5mV every phase
cycle, until the VID and DAC are equal. Thus, the total time
required for a VID change, t DVID , is dependent on the switching
frequency (f S ), the size of the change ( ? V VID ), and the time
required to register the VID change. The one-cycle addition in
0.5 × R FB
V OFFSET
1.5 × R FB
V OFFSET
t DVID = ----- ? ------------------ + 1.5 ?
f S ? 0.0125
For Positive Offset (connect R OFS to GND):
R OFS = --------------------------
For Negative Offset (connect R OFS to VCC):
R OFS = --------------------------
16
(EQ. 8)
(EQ. 9)
the t DVID equation is due to the possibility that the VID code
change may occur up to one full switching cycle before being
recognized. The approximate time required for a ISL6566-
based converter in AMD Hammer configuration running at f S =
335kHz to make a 1.1V to 1.5V reference voltage change is
about 100 μ s, as calculated using the following equation.
1 ? V VID (EQ. 11)
?
FN9178.4
March 9, 2006
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6405ERZ | IC VOLT REG DUAL LNB 32-QFN |
| MIC5320-SMYMT TR | IC REG LDO 3.3V/2.8V .15A 6-TMLF |
| LT3022EMSE#PBF | IC REG LDO ADJ 1A 16MSOP |
| ISL8101CRZ | IC PWM CTRLR BUCK 2PHASE 24-QFN |
| 2510-50K | INDUCTOR 12UH SMT 10% TOL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6567CRZ | 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6567CRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6567IRZ | 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6567IRZS2698 | 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6567IRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 24-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。