参数资料
| 型号： | ISL6568IRZA |
| 厂商： | Intersil |
| 文件页数： | 17/30页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM BUCK 2PHASE 32-QFN |
| 标准包装： | 60 |
| 应用： | 控制器，Intel VRM9，VRM10，AMD Hammer 应用 |
| 输入电压： | 3 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.84 V ~ 1.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 供应商设备封装： | 32-QFN（5x5） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
ISL6568
accomplished by ensuring either rising gate turns on its MOSFET
with minimum and sufficient delay after the other has turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.3V/+0.8V trip point for a
forward/reverse current, at which time the UGATE is released to
rise. An auto-zero comparator is used to correct the r DS(ON) drop
in the phase voltage preventing false detection of the -0.3V phase
level during r DS(ON) conduction period. In the case of zero current,
the UGATE is released after 35ns delay of the LGATE dropping
below 0.5V. During the phase detection, the disturbance of LGATE
falling transition on the PHASE node is blanked out to prevent
falsely tripping. Once the PHASE is high, the advanced adaptive
shoot-through circuitry monitors the PHASE and UGATE voltages
1.6
1.4
1.2
1.0
0.8
0.6
0.4
Q GATE = 100nC
50nC
during a PWM falling edge and the subsequent UGATE turn-off. If
0.2
20nC
either the UGATE falls to less than 1.75V above the PHASE or the
PHASE falls to less than +0.8V, the LGATE is released to turn on.
0.0
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
Internal Bootstrap Device
Both integrated drivers feature an internal bootstrap Schottky
diode. Simply adding an external capacitor across the BOOT
and PHASE pins completes the bootstrap circuit. The bootstrap
function is also designed to prevent the bootstrap capacitor
from overcharging due to the large negative swing at the
PHASE node. This reduces voltage stress on the boot to phase
pins.
The bootstrap capacitor must have a maximum voltage rating
above PVCC + 5V and its capacitance value can be chosen
from Equation 12:
Δ V BOOT_CAP (V)
FIGURE 10. BOOTSTRAP CAPACITANCE vs BOOT RIPPLE VOLTAGE
Gate Drive Voltage Versatility
The ISL6568 provides the user flexibility in choosing the gate
drive voltage for efficiency optimization. The controller ties the
upper and lower drive rails together. Simply applying a voltage
from 5V up to 12V on PVCC sets both gate drive rail voltages
simultaneously.
Initialization
C BOOT_CAP ≥ --------------------------------------
Q GATE
Δ V BOOT_CAP
(EQ. 12)
Prior to initialization, proper conditions must exist on the ENLL,
VCC, PVCC and the VID pins. When the conditions are met, the
controller begins soft-start. Once the output voltage is within the
proper window of operation, the controller asserts PGOOD.
Q GATE = ------------------------------------ ? N Q1
Q G1 ? PVCC
V GS1
where Q G1 is the amount of gate charge per upper MOSFET at
V GS1 gate-source voltage and N Q1 is the number of control
MOSFETs. The Δ V BOOT_CAP term is defined as the allowable
droop in the rail of the upper gate drive.
17
Enable and Disable
While in shutdown mode, the PWM outputs are held in a
high-impedance state. This forces the drivers to short
gate-to-source of the upper and lower MOSFET’s to assure the
MOSFETs remain off. The following input conditions must be
met before the ISL6566 is released from this shutdown mode.
1. The bias voltage applied at VCC must reach the internal
power-on reset (POR) rising threshold. Once this threshold
is reached, proper operation of all aspects of the ISL6568
is guaranteed. Hysteresis between the rising and falling
thresholds assure that once enabled, the ISL6568 will not
inadvertently turn off unless the bias voltage drops
substantially (see “Electrical Specifications” on page 6).
FN9187.5
January 12, 2012
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6568IRZ | IC CTRLR PWM BUCK 2PHASE 32-QFN |
| GCA49DTMT | CONN EDGECARD 98POS R/A .125 SLD |
| GCA49DTBT | CONN EDGECARD 98POS R/A .125 SLD |
| GCA49DTAT | CONN EDGECARD 98POS R/A .125 SLD |
| ISL6323BCRZ-T | IC PWM CTRLR SYNC BUCK DL 48QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6568IRZA-T | 功能描述:IC CTRLR PWM BUCK 2PHASE 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6568IRZR5184 | 功能描述:IC CTRLR PWM 2PHASE BUCK 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6568IRZ-T | 功能描述:IC CTRLR PWM BUCK 2PHASE 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6568IRZ-TR5184 | 功能描述:IC CTRLR PWM 2PHASE BUCK 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6569ACB | 功能描述:IC REG CTRLR BUCK PWM 24-SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:100% 电源电压:8.2 V ~ 30 V 降压:无 升压:无 回扫:是 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:0°C ~ 70°C 封装/外壳:8-DIP（0.300"，7.62mm） 包装:管件 产品目录页面:1316 (CN2011-ZH PDF) |
发布紧急采购，3分钟左右您将得到回复。