参数资料
| 型号： | ISL6719ARZ-T |
| 厂商： | Intersil |
| 文件页数： | 6/9页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ .1A 9-DFN |
| 标准包装： | 6,000 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 1.5 V ~ 20 V |
| 输入电压： | 18 V ~ 80 V |
| 稳压器数量： | 1 |
| 电流 - 输出： | 100mA（最小值） |
| 电流 - 限制（最小）： | 100mA |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 9-VFDFN 裸露焊盘 |
| 供应商设备封装： | 9-DFN-EP（3x3） |
| 包装： | 带卷 (TR) |
ISL6719
Typical Performance Curves
1.002
(Continued)
1.0010
1.001 VSW = 1.5V, AUXIN = 15V
VSW = 20V, AUXIN = 30V
VSW = 5V
1.000
0.999
VSW = 5V, AUXIN = 15V
1.0005
1.0000
VSW = 10V
VSW = 12V
VSW = 12V, AUXIN = 15V
0.9995
0.998
VSW = 15V, AUXIN = 30V
0.997
-40
-25
-10
5
20
35
50
65
80
95
110
0.9990
0
10
20
30
40
50
60
70
80
90
100
TEMPERATURE (°C)
FIGURE 3. VSW REGULATION vs TEMPERATURE @
VPWR = 100V, I VSW = 3mA
Pin Descriptions
VPWR
VPWR is the power connection for the IC. UVLO
enables/disables the output and places the device into a
standby mode even if AUXIN is externally biased.
To optimize noise immunity, bypass VPWR to GND with a
ceramic capacitor as close to the VPWR and GND pins as
possible.
AUXIN
This is the input for an external bias source typically
provided by an auxiliary transformer winding. This input is
not required and may be grounded or left open. Maximum
input bias is 40V.
ENABLE
The positive logic on/off control input. A logic high enables
VSW. Asserting this signal low turns off VSW. ENABLE and
ENABLE_N are logically ORed. Either signal can enable
VSW, but both must be false to disable VSW.
ENABLE_N
The negative logic on/off control input. A logic low enables
VSW. Asserting this signal high turns off VSW. ENABLE and
ENABLE_N are logically ORed. Either signal can enable
VSW, but both must be false to disable VSW.
GND
Signal and power ground connections for this device.
VSW
This is the switched regulated low voltage output supply that
is derived from VPWR or AUXIN. Its output is adjustable
from 1.5V to 20V using an appropriate divider from VSW to
VSW_FB. Protection circuitry prevents the output from
exceeding 25V in the event of a fault on VSW_FB (short high
6
LOAD (mA)
FIGURE 4. VSW REGULATION vs LOAD @ VPWR = 18V,
AUXIN = 15V, +25°C
or low). The minimum output current capability is 100mA.
VSW requires a minimum load of 3mA.
VSW_FB
The feedback pin for VSW. A divider from VSW to ground
sets feedback for VSW and determines the output voltage.
COMPA, COMPB
A compensating capacitor is placed between COMPA and
COMPB to stabilize the control loop. The values may vary
depending on the output load and capacitance applied
between VSW and GND, but for all applications having a
1.0μF load capacitor, a 220pF compensation capacitor is
recommended. The voltage at COMPA is nominally 0.7V.
The voltage at COMPB is nominally VSW +5.0V.
Functional Description
Features
The control circuitry used in Telecom/Datacom DC/DC
converters typically requires an operating bias voltage
significantly lower than the source voltage available to the
converter. Many applications use a discrete linear regulator
from the input source to create the bias supply. Often an
auxiliary winding from the power transformer is used to
supplement or replace the linear supply once the converter
is operating. The auxiliary winding bias voltage may require
regulation as well to minimize the voltage variation inherent
in slave windings. When implemented discretely, this
circuitry occupies significant PWB area, a considerable
problem in today’s high density converters.
The ISL6719 linear regulator simplifies the start-up and
operating bias circuitry needed in Telecom and Datacom
DC/DC converters by integrating these functions, and more,
in a small 3mm x 3mm DFN package.
FN6555.1
October 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6720AARZ | IC REG LDO 5V/ADJ 11-DFN |
| ISL6721AAVZ | IC REG CTRLR PWM CM 16-TSSOP |
| ISL6721AV | IC REG CTRLR PWM CM 16-TSSOP |
| ISL6723AABZ | IC REG CTRLR PWM CM 16-SOIC |
| ISL6726AAZ-T7A | IC REG CTRLR ISO PWM CM 20-QSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6720AARZ | 功能描述:线性稳压器 - 标准 100V LINEAR BIAS SUPPLY 4X4 RoHS:否 制造商:STMicroelectronics 输出类型: 极性: 输出电压:1.8 V 输出电流:150 mA 负载调节: 最大输入电压:5.5 V 线路调整率: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOT-323-5L |
| ISL6720AARZ-T | 功能描述:线性稳压器 - 标准 100V LINEAR BIAS SUPPLY 4X4 RoHS:否 制造商:STMicroelectronics 输出类型: 极性: 输出电压:1.8 V 输出电流:150 mA 负载调节: 最大输入电压:5.5 V 线路调整率: 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:SOT-323-5L |
| ISL6721AARZ | 功能描述:IC REG CTRLR BST FLYBK ISO 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6721AARZ-T | 功能描述:IC REG CTRLR BST FLYBK ISO 16QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL6721AAVZ | 功能描述:IC REG CTRLR PWM CM 16-TSSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。