参数资料
| 型号： | ISL78322ARZ |
| 厂商： | Intersil |
| 文件页数： | 4/18页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ DL 12-DFN |
| 标准包装： | 75 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 2 |
| 输出电压： | 0.6 V ~ 5.5 V |
| 输入电压： | 2.8 V ~ 5.5 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 2.25MHz |
| 电流 - 输出： | 2A，1.7A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 12-VFDFN 裸露焊盘 |
| 包装： | 管件 |
| 供应商设备封装： | 12-DFN（4x3） |
ISL78322
Ordering Information
Pin Configuration
PART NUMBER
(Notes 1, 2, 3)
ISL78322ARZ
PART
MARKING
BEKA
TEMP. RANGE PACKAGE PKG.
(°C) (Pb-Free) DWG. #
-40 to +105 12 Ld 4x3 DFN L12.4x3
ISL78322
(12 LD DFN)
TOP VIEW
NOTES:
1. Add “-T*” suffix for Tape and Reel. Please refer to TB347 for details
on reel specifications.
FB1
EN1
1
2
12 FB2
11 EN2
2. These Intersil Pb-free plastic packaged products employ special
Pb-free material sets, molding compounds/die attach materials,
and 100% matte tin plate plus anneal (e3 termination finish, which
is RoHS compliant and compatible with both SnPb and Pb-free
PG
VIN1
LX1
3
4
5
PAD
10 SYNC
9 VIN2
8 LX2
soldering operations). Intersil Pb-free products are MSL classified
PGND1
6
7
PGND2
at Pb-free peak reflow temperatures that meet or exceed the Pb-
free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information
page for ISL78322 . For more information on MSL please see
Pin Description
PIN
NUMBER
1
2
3
4
5
6
7
8
9
10
11
12
-
SYMBOL
FB1
EN1
PG
VIN1
LX1
PGND1
PGND2
LX2
VIN2
SYNC
EN2
FB2
EXPOSED
PAD
DESCRIPTION
The feedback network of the Channel 1 regulator. FB1 is the negative input to the transconductance error amplifier. The
output voltage is set by an external resistor divider connected to FB1. With a properly selected divider, the output voltage
can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference. There is an internal
compensation to meet a typical application. In addition, the regulator power-good and undervoltage protection circuitry
use FB1 to monitor the Channel 1 regulator output voltage.
Regulator Channel 1 enable pin. Enable the output, V OUT1 , when driven to high. Shutdown the V OUT1 and discharge output
capacitor when driven to low. Do not leave this pin floating.
1ms timer output. At power-up or EN_ HI, this output is a 1ms delayed Power-Good signal for both the V OUT1 and V OUT2
voltages. There is an internal 1M Ω pull-up resistor.
Input supply voltage for Channel 1. Connect 10μF ceramic capacitor to PGND1.
Switching node connection for Channel 1. Connect to one terminal of inductor for V OUT1 .
Negative supply for power stage 1.
Negative supply for power stage 2 and system ground.
Switching node connection for Channel 2. Connect to one terminal of inductor for V OUT2 .
Input supply voltage for Channel 2 and to provide logic bias. Make sure that V IN2 is ≥ V IN1 . Connect 10μF ceramic capacitor
to PGND2.
Mode Selection pin. Connect to logic high or input voltage VIN for PFM mode; connect to logic low or ground for forced PWM
mode. Connect to an external function generator for synchronization. Negative edge trigger. Do not leave this pin floating.
Regulator Channel 2 enable pin. Enable the output, V OUT2 , when driven to high. Shutdown the V OUT2 and discharge output
capacitor when driven to low. Do not leave this pin floating.
The feedback network of the Channel 2 regulator. FB2 is the negative input to the transconductance error amplifier. The
output voltage is set by an external resistor divider connected to FB2. With a properly selected divider, the output voltage
can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference. There is an internal
compensation to meet a typical application. In addition, the regulator power-good and undervoltage protection circuitry
use FB2 to monitor the Channel 2 regulator output voltage.
The exposed pad must be connected to the SGND pin for proper electrical performance. Add as much vias as possible for
optimal thermal performance.
4
FN7908.1
January 14, 2014
相关PDF资料 |
PDF描述 |
|---|---|
| ISL8009AIRZ-T7A | IC REG BUCK SYNC ADJ 1.5A 8DFN |
| ISL80101AIRAJZ | IC REG LDO ADJ 1A 10DFN |
| ISL80101IRAJZ-TK | IC REG LDO ADJ 1A 10DFN |
| ISL80103IRAJZ | IC REG LDO ADJ 3A 10DFN |
| ISL8010IUZ | IC REG BUCK SYNC ADJ 0.6A 10MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL78322ARZ-T | 功能描述:IC REG BUCK SYNC ADJ DL 12-DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
| ISL78322ARZ-TR5303 | 制造商:Intersil Corporation 功能描述: |
| ISL78419 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Integrated Automotive TFT-LCD Power Supply Regulator |
| ISL78419ARZ | 功能描述:其他电源管理 TFT-LCD POWER SUPPLY AUTOMOTIVE RoHS:否 制造商:Texas Instruments 输出电压范围: 输出电流:4 mA 输入电压范围:3 V to 3.6 V 输入电流: 功率耗散: 工作温度范围:- 40 C to + 110 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-48 封装:Reel |
| ISL78419ARZ-T | 制造商:Intersil Corporation 功能描述:ISL78419ARZ INTEGRATED AUTOMOTIVE TFT-LCD POWER SUPPLY REGUL - Tape and Reel 制造商:Intersil Corporation 功能描述:IC TFT-LCD PS REGULATOR 28QFN 制造商:Intersil 功能描述:TFT-LCD POWER SUPPLY AUTOMOTIVE |
发布紧急采购，3分钟左右您将得到回复。