参数资料
型号: ISL85001IRZ-T
厂商: Intersil
文件页数: 11/17页
文件大小: 0K
描述: IC REG BUCK ADJ 1A 12DFN
标准包装: 6,000
类型: 降压(降压)
输出类型: 可调式
输出数: 1
输出电压: 0.6 V ~ 19 V
输入电压: 4.5 V ~ 25 V
PWM 型: 电压模式
频率 - 开关: 500kHz
电流 - 输出: 1A
同步整流器:
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 12-VFDFN 裸露焊盘
包装: 带卷 (TR)
供应商设备封装: 12-DFN(4x3)
ISL85001
C SS [ μ F ] = 50 ? t SS [ s ]
Detailed Description
The ISL85001 combines a standard buck PWM controller with
an integrated switching MOSFET. The buck controller drives an
internal N-Channel MOSFET and requires an external diode to
deliver load current up to 1A. A Schottky diode is
recommended for improved efficiency and performance over a
standard diode. The standard buck regulator can operate from
either an unregulated DC source, such as a battery, with a
voltage ranging from +5.5V to +25V, or from a regulated
system rail of +5V. When operating from +5.5V or greater, the
controller is biased from an internal +5V LDO voltage
regulator. The converter output is regulated down to 0.6V from
either input source. These features make the ISL85001 ideally
suited for FPGA and wireless chipset power applications.
The PWM control loop uses a single output voltage loop with input
voltage feed forward, which simplifies feedback loop
compensation and rejects input voltage variation. External
feedback loop compensation allows flexibility in output filter
component selection. The regulator switches at a fixed 500kHz.
The buck regulator is equipped with a lossless current limit
scheme. The current limit in the buck regulator is achieved by
monitoring the drain-to-source voltage drop of the internal
switching power MOSFET. The current limit threshold is
internally set at 1.7A. The part also features undervoltage
protection by latching the switching MOSFET driver to the
OFF-state during an overcurrent, when the output voltage is
lower than 70% of the regulated output. This helps minimize
power dissipation during a short-circuit condition. Due to only
the switching power MOSFET integration, there is no
overvoltage protection feature for this part.
+5V Internal Bias Supply (VDD)
Voltage applied to the VIN pin with respect to GND is regulated
to +5V DC by an internal LDO regulator. The output of the LDO,
VDD, is the bias voltage used by all the internal control and
protection circuitry. The VDD pin requires a ceramic capacitor
connected to GND. The capacitor serves to stabilize the LDO and
to decouple load transients.
The input voltage range for the ISL85001 is specified as +5.5V
to +25V or +5V ±10%. In the case of an unregulated supply
case, the power supply is connected to VIN only. Once enabled,
the linear regulator will turn-on and rise to +5V on VDD. In the
+5V supply case, the VDD and VIN pins must be tied together
to bypass the LDO. The external decoupling capacitor is still
required in this mode.
Operation Initialization
The power-on reset circuitry and enable inputs prevent false
start-up of the PWM regulator output. Once all the input
criteria are met, the controller soft-starts the output voltage to
the programmed level.
Power-On Reset and Undervoltage Lockout
The PWM portion of the ISL85001 automatically initializes
upon receipt of input power. The power-on reset (POR) function
continually monitors the VDD voltage. While below the POR
thresholds, the controller inhibits switching off the internal
11
power MOSFET. Once exceeded, the controller initializes the
internal soft-start circuitry. If either input supply drops below
their falling POR threshold during soft-start or operation, the
buck regulator latches off.
Enable and Disable
All internal power devices are held in a high-impedance state,
which ensures they remain off while in shutdown mode.
Typically, the enable input for a specific output is toggled high
after the input supply to that regulator is active and the
internal LDO has exceeded it’s POR threshold.
The EN pin enables the buck controller portion of the
ISL85001. When the voltage on the EN pin exceeds the POR
rising threshold, the controller initiates the soft-start function
for the PWM regulator. If the voltage on the EN pin drops below
the POR falling threshold, the buck regulator shuts down.
Pulling the EN pin low simultaneously put the output into
shutdown mode and supply current drops to 100μA typical.
Soft-Start
Once the input supply latch and enable threshold are met, the
soft-start function is initialized. The soft-start circuitry begins
sourcing 30μA, from an internal current source, which charges
the external soft-start capacitor. The voltage on SS begins
ramping linearly from ground until the voltage across the
soft-start capacitor reaches 3.0V. This linear ramp is applied to
the non-inverting input of the internal error amplifier and
overrides the nominal 0.6V reference. The output voltage
reaches its regulation value when the soft-start capacitor
voltage reaches 1.6V. Connect a capacitor from SS pin to
ground. This capacitor (along with an internal 30μA current
source) sets the soft-start interval of the converter, t SS .
(EQ. 1)
Upon disable, the SS pin voltage will discharge to zero voltage.
Power-Good
PG is an open-drain output of a window comparator that
continuously monitors the buck regulator output voltage. PG is
actively held low when EN is low and during the buck regulator
soft-start period. After the soft-start period terminates, PG
becomes high impedance as long as the output voltage is within
±12% of the nominal regulation voltage set by FB. When VOUT
drops 12% below or rises 12% above the nominal regulation
voltage, the ISL85001 pulls PG low. Any fault condition forces PG
low until the fault condition is cleared by attempts to soft-start.
For logic level output voltages, connect an external pull-up resistor
between PG and VDD. A 100k Ω resistor works well in most
applications.
Output Voltage Selection
The regulator output voltages can be programmed using
external resistor dividers that scale the voltage feedback
relative to the internal reference voltage. The scaled voltage is
fed back to the inverting input of the error amplifier; refer to
Figure 20.
The output voltage programming resistor, R 4 , will depend on the
value chosen for the feedback resistor, R 1 , and the desired output
FN6769.2
May 29, 2012
相关PDF资料
PDF描述
ISL8500IRZ-T IC REG BUCK ADJ 2A 12DFN
ISL8502AIRZ IC REG BUCK SYNC ADJ 2A 24QFN
ISL8502IRZ IC REG BUCK SYNC ADJ 2.5A 24QFN
ISL85033IRTZ IC REG BUCK SYNC ADJ 3A 28TQFN
ISL85402IRZ IC REG BUCK BOOST SYNC ADJ 20QFN
相关代理商/技术参数
参数描述
ISL8500EVAL1Z 功能描述:EVALUATION BOARD FOR ISL8500 RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL8500EVAL2Z 功能描述:EVAL BOARD 2 FOR ISL8500 RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ISL8500IRZ 功能描述:电压模式 PWM 控制器 2A STD BUCK REG 4X3 DFN RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
ISL8500IRZ-T 功能描述:IC REG BUCK ADJ 2A 12DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压(降压) 输出类型:两者兼有 输出数:1 输出电压:5V,1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP(0.154",3.90mm 宽) 包装:带卷 (TR) 供应商设备封装:16-QSOP
ISL8501EVAL1Z 功能描述:EVALUATION BOARD FOR ISL8501 RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969