参数资料
| 型号： | KS8993M |
| 厂商： | Micrel Inc |
| 文件页数： | 33/85页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH 10/100 3PORT 128PQFP |
| 标准包装： | 66 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-BFQFP |
| 供应商设备封装： | 128-PQFP（14x20） |
| 包装： | 管件 |
| 配用： | 576-1013-ND - BOARD EVAL EXPERIMENT KS8993M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页当前第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页
Micrel, Inc.
KS8993M/ML/MI
April 2005
39
M9999-041205
2.
Enable I
2C master mode by setting the KS8993M strap-in pins, PS[1:0] (pins 100 and 101, respectively) to
“00”.
3.
Check to ensure that the KS8993M reset signal input, RST_N (pin 67), is properly connected to the external
reset source at the board level.
4.
Program the desired configuration data into the EEPROM.
5.
Place the EEPROM on the board and power up the board.
6.
Assert an active-low reset to the RST_N pin of the KS8993M. After reset is de-asserted, the KS8993M will
begin reading the configuration data from the EEPROM. The KS8993M will check that the first byte read from
the EEPROM is “93”. If this value is correct, EEPROM configuration will continue. If not, EEPROM
configuration access is denied and all other data sent from the EEPROM will be ignored by the KS8993M.
The configuration access time (tprgm) is less than 15ms.
Note: For proper operation, check to ensure that the KS8993M PWRDN input signal (pin 36) is not asserted
during the reset operation. The PWRDN input is active low.
I
2C Slave Serial Bus Configuration
In managed mode, the KS8993M can be configured as an I
2C slave device. In this mode, an I2C master device
(external controller/CPU) has complete programming access to the KS8993M’s 128 registers. Programming
access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the
“Static MAC Table”, “VLAN Table”, “Dynamic MAC Table,” and “MIB Counters.” The tables and counters are
indirectly accessed via registers 110 thru 120.
In I
2C slave mode, the KS8993M operates like other I2C slave devices. Addressing the KS8993M’s 8 bit registers
is similar to addressing Atmel’s AT24C02 EEPROM’s memory locations. Details of I
2C read/write operations and
related timing information can be found in the AT24C02 Datasheet.
Two fixed 8 bits device addresses are used to address the KS8993M in I
2C slave mode. One is for read; the other
is for write. The addresses are as follow:
1011_1111 <read>
1011_1110 <write>
The following is a sample procedure for programming the KS8993M using the I
2C slave serial bus:
1.
Enable I
2C slave mode by setting the KS8993M strap-in pins PS[1:0] (pins 100 and 101, respectively) to “01”.
2.
Power up the board and assert reset to the KS8993M. After reset, the “Start Switch” bit (register 1 bit 0) will
be set to ‘0’.
3.
Configure the desired register settings in the KS8993M, using the I
2C write operation.
4.
Read back and verify the register settings in the KS8993M, using the I
2C read operation.
5.
Write a ‘1’ to the “Start Switch” bit to start the KS8993M with the programmed settings.
Note: The “Start Switch” bit cannot be set to ‘0’ to stop the switch after an ‘1’ is written to this bit. Thus, it is
recommended that all switch configuration settings are programmed before the “Start Switch” bit is set to ‘1’.
Some of the configuration settings, such as “Aging enable”, “Auto Negotiation Enable”, “Force Speed” and “Power
down” can be programmed after the switch has been started.
SPI Slave Serial Bus Configuration
In managed mode, the KS8993M can be configured as a SPI slave device. In this mode, a SPI master device
(external controller/CPU) has complete programming access to the KS8993M’s 128 registers. Programming
access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the
“Static MAC Table”, “VLAN Table”, “Dynamic MAC Table” and “MIB Counters”. The tables and counters are
indirectly accessed via registers 110 thru 120.
The KS8993M supports two standard SPI commands: ‘0000_0011’ for data read and ‘0000_0010’ for data write.
SPI multiple read and multiple write are also supported by the KS8993M to expedite register read back and
register configuration, respectively.
相关PDF资料 |
PDF描述 |
|---|---|
| ESA49DTAH | CONN EDGECARD 98POS R/A .125 SLD |
| EMA49DTAH | CONN EDGECARD 98POS R/A .125 SLD |
| LFXP20E-4F388C | IC FPGA 19.7KLUTS 268I/O 388-BGA |
| ESA49DTAD | CONN EDGECARD 98POS R/A .125 SLD |
| EMA49DTAD | CONN EDGECARD 98POS R/A .125 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KS8993M_11 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:Integrated 3-Port 10/100 Managed Switch with PHYs |
| KS8993MA5 | 功能描述:IC SWITCH 3-PORT 10/100 128-PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| KS8993M-EVAL | 功能描述:BOARD EVAL EXPERIMENT KS8993M RoHS:否 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| KS8993MI | 功能描述:IC SWITCH 10/100 3PORT 128PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| KS8993ML | 功能描述:IC SWITCH 10/100 3PORT 128PQFP RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。