参数资料
型号: KSZ8001S TR
厂商: Micrel Inc
文件页数: 10/46页
文件大小: 0K
描述: TXRX 10/100 LINKMD 3.3V 48-SSOP
标准包装: 1,000
类型: 收发器
规程: MII,RMII,SMII
电源电压: 1.8V, 3.3V
安装类型: 表面贴装
封装/外壳: 48-BSSOP(0.295",7.50mm 宽)
供应商设备封装: 48-SSOP
包装: 带卷 (TR)
配用: 576-1620-ND - BOARD EVALUATION FOR KSZ8001L
其它名称: KSZ8001STR
KSZ8001STR-ND
Micrel
KSZ8001
June 2009
Revision 1.04
18
CRS
RX_DV
RXD0
RXD1
RXD2
RXD3
RXD4
RXD5
RXD6
RXD7
X
0
RX_ER
from
previous
frame
Speed
0=10Mbit
1=100Mbit
Duplex
0=Half
1=Full
Link
0=Down
1=Up
Jabber
0=OK
1=Error
Upper
Nibble
0=invalid
1=valid
False
Carrier
Detected
1
X
1
One Data Byte (Two MII Data Nibble)
TXD7 – 0 Encoding
Inter-frame status bit RXD5 conveys the validity of the upper nibble of the byte of the previous frame. Inter-frame status bit RXD0
indicates whether or not the PHY detected an error somewhere on the previous frame. Both of these bits should be valid in the
segment immediately following a frame, and should stay valid until the first data segment of the next frame begins.
When asserted, inter-frame status bit RXD6 indicates that the PHY has detected a false carrier event.
In order to send receive data to the MAC synchronous to the reference clock, the PHY must pass the data through an elasticity FIFO
to handle any difference between the reference clock rate and the clock at the packet source. The Ethernet specification calls for
packet data to be referenced to a clock with a frequency tolerance of 100ppm (0.01%); however, it is not uncommon to encounter
Ethernet stations with clocks that have frequency errors up to 0.1%. Therefore, the elasticity FIFO should be at least 27 bits * long,
filling to the halfway point before beginning valid data transfer via RX. RX_ER should be asserted if, during the reception of a frame,
this FIFO overflows or underflows.
Only RXD and RX_DV should be passed through the elasticity FIFO. CRS should not be passed through the elasticity FIFO. Instead,
CRS should be asserted for the time the ‘wire’ is busy receiving a frame.
Transmit Path
Transmit data and control information are signaled in ten bit segments, just like the receive path. In 100Mbit mode, each segment
represents anew byte of data. In 10Mbit mode each segment is repeated ten times; therefore, every ten segments represents a new
byte of data. The PHY can sample any one of every 10 segments in 10Mbit mode.
Segment boundaries are delimited by SYNC. The MAC continuously generates a pulse on SYNC every 10 clocks.
Transmit Sequence Diagram
T X _E R
T X _E N
TX D 0
TX D 1
TX D 2
TX D 3
TX D 4
T X D 5
TX D 6
T X D 7
TX _C LK
TX _S Y N C
TX
Bits
Purpose
TX_EN
Transmit Enable – identical to MII
TX_ER
Transmit Error – identical to MII
TXD7-0
Encoded Data – see TXD7-0 Encoding Table
TX- Bit Description
相关PDF资料
PDF描述
IDT72241L15J IC FIFO 2048X18 SYNC 15NS 32PLCC
LTC1282ACSW#TRPBF IC A/D CONV SAMPLING W/REF24SOIC
MS27467T19A35P CONN PLUG 66POS STRAIGHT W/PINS
LTC1282ACSW#TR IC ADC 12BIT SAMPLING REF 24SOIC
VE-B5H-IV-S CONVERTER MOD DC/DC 52V 150W
相关代理商/技术参数
参数描述
KSZ801S 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:1.8C, 3.3V 10/100BASE-T/TX/FX Physical Layer Transceiver
KSZ8021RNL 功能描述:TXRX PHY 100BASE TX 3.3V 24QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,140 系列:AU 类型:收发器 驱动器/接收器数:1/1 规程:CAN 电源电压:5.3 V ~ 27 V 安装类型:表面贴装 封装/外壳:14-SOIC(0.154",3.90mm 宽) 供应商设备封装:14-SO 包装:管件 其它名称:935267940512AU5790D14AU5790D14-ND
KSZ8021RNL TR 功能描述:以太网 IC 3.3V, 100Base-FX Physical Layer Transceiver with RMII support (24-QFN) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8021RNL-EVAL 功能描述:以太网开发工具 3.3V, 100Base-FX Physical Layer Transceiver w/ RMII Support - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8021RNL-TR 功能描述:1/1 Transceiver Full RMII 24-QFN (4x4) 制造商:microchip technology 系列:- 包装:剪切带(CT) 零件状态:过期 类型:收发器 协议:RMII 驱动器/接收器数:1/1 双工:全 接收器滞后:- 数据速率:- 电压 - 电源:1.8V,2.5V,3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商器件封装:24-QFN(4x4) 标准包装:1