参数资料
| 型号： | KSZ8041RNL |
| 厂商： | Micrel Inc |
| 文件页数： | 16/54页 |
| 文件大小： | 0K |
| 描述： | TXRX 10/100 3.3V PHY RMII 32-MLF |
| 标准包装： | 640 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | RMII |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，32-MLF? |
| 供应商设备封装： | 32-MLF?（5x5） |
| 包装： | 托盘 |
| 配用： | 576-3863-ND - BOARD EVALUATION FOR KSZ8041RNL |
| 其它名称： | 576-3503 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
Micrel, Inc.
KSZ8041NL/RNL
September 2010
23
M9999-090910-1.4
MII Management (MIIM) Interface
The KSZ8041NL/RNL supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input /
Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the
KSZ8041NL/RNL. An external device with MIIM capability is used to read the PHY status and/or configure the PHY
settings. Further details on the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.
The MIIM interface consists of the following:
A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
A specific protocol that operates across the aforementioned physical connection that allows a external controller
to communicate with one or more PHY devices. Each KSZ8041NL/RNL device is assigned a unique PHY address
between 1 and 7 by its PHYAD[2:0] strapping pins. Also, every KSZ8041NL/RNL device supports the broadcast
PHY address 0, as defined per the IEEE 802.3 Specification, which can be used to read/write to a single
KSZ8041NL/RNL device, or write to multiple KSZ8041NL/RNL devices simultaneously.
A set of 16-bit MDIO registers. Register [0:6] are required, and their functions are defined per the IEEE 802.3
Specification. The additional registers are provided for expanded functionality.
The Table 1 shows the MII Management frame format for the KSZ8041NL/RNL.
Preamble
Start of
Frame
Read/Write
OP Code
PHY
Address
Bits [4:0]
REG
Address
Bits [4:0]
TA
Data
Bits [15:0]
Idle
Read
32 1’s
01
10
00AAA
RRRRR
Z0
DDDDDDDD_DDDDDDDD
Z
Write
32 1’s
01
00AAA
RRRRR
10
DDDDDDDD_DDDDDDDD
Z
Table 1. MII Management Frame Format
Interrupt (INTRP)
INTRP (pin 21) is an optional interrupt signal that is used to inform the external controller that there has been a status
update to the KSZ8041NL/RNL PHY register. Bits[15:8] of register 1Bh are the interrupt control bits, and are used to
enable and disable the conditions for asserting the INTRP signal. Bits[7:0] of register 1Bh are the interrupt status bits, and
are used to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register
1Bh.
Bit 9 of register 1Fh sets the interrupt level to active high or active low.
MII Data Interface (KSZ8041NL only)
The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3 Specification. It provides a common
interface between physical layer and MAC layer devices, and has the following key characteristics:
Supports 10Mbps and 100Mbps data rates.
Uses a 25MHz reference clock, sourced by the PHY.
Provides independent 4-bit wide (nibble) transmit and receive data paths.
Contains two distinct groups of signals: one for transmission and the other for reception.
By default, the KSZ8041NL is configured to MII mode after it is power-up or reset with the following:
A 25MHz crystal connected to XI, XO (pins 9, 8), or an external 25MHz clock source (oscillator) connected to XI.
CONFIG[2:0] (pins 18, 29, 28) set to ‘000’ (default setting).
相关PDF资料 |
PDF描述 |
|---|---|
| KSZ8041TLI TR | IC ETHERNET PHY IND 48TQFP |
| KSZ8051MLL TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MLLI TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MNLI | TXRX PHY 10/T100 3.3V 32QFN |
| KSZ8051RNLI TR | TXRX PHY 10/T100 3.3V RMII 32QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8041RNL TR | 功能描述:以太网 IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Lead Free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8041RNL-EVAL | 功能描述:以太网开发工具 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
| KSZ8041RNLI | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:10Base-T/100Base-TX Physical Layer Transceiver |
| KSZ8041RNLI TR | 功能描述:以太网 IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support (Industrial grade) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8041RNLI TR-SAMPLE | 制造商:Micrel Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。