- 您现在的位置：买卖IC网 > PDF目录16827 > KSZ8842-16MQL-EVAL (Micrel Inc)BOARD EVALUATION KSZ8842-16MQL PDF资料下载
参数资料
| 型号： | KSZ8842-16MQL-EVAL |
| 厂商： | Micrel Inc |
| 文件页数： | 78/141页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION KSZ8842-16MQL |
| 标准包装： | 1 |
| 主要目的： | 接口，以太网控制器（PHY 和 MAC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8842-16MQL |
| 主要属性： | 2 个端口，100BASE-TX/10BASE-T，管理型 |
| 次要属性： | 8/16 位接口，LinkMD 线缆诊断 |
| 已供物品： | 板，CD，文档，电源 |
| 产品目录页面： | 1114 (CN2011-ZH PDF) |
| 相关产品： | 576-3076-ND - IC MAC CTLR 2PORT ETH 100-LFBGA KSZ8842-32MQLA6-ND - IC SWITCH 10/100 32BIT 128PQFP 576-1479-ND - IC SWITCH 10/100 32BIT 128PQFP 576-1478-5-ND - IC SWITCH 10/100 16BIT 128PQFP |
| 其它名称： | 576-1634 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页
Micrel, Inc.
KSZ8842-16/32 MQL/MVL/MVLI/MBL
October 2007
41
M9999-102207-1.9
BIU Implementation Principles
Since the KSZ8842M is an I/O device with 16 addressable locations, address decoding is based on the values of A15-A4
and AEN. Whenever DATACSN is asserted, the address decoder is disabled and a 32-bit transfer to Data Register is
assumed (BE3N – BE0N are ignored).
If address latching is required, the address is latched on the rising edge of ADSN and is transparent when ADSN=0.
1.
Byte, word, and double-word data buses and accesses (transfers) are supported.
2.
Internal byte swapping is not implemented and word swapping is supported internally. Refer to Figure 13 for the
appropriate 8-bit, 16-bit, and 32-bit data bus connection.
3.
Since independent sets of synchronous and asynchronous signals are provided, synchronous and asynchronous
cycles can be mixed or interleaved as long as they are not active simultaneously.
4.
The asynchronous interface uses RDN and WRN signal strobes for data latching. If necessary, ARDY is de-
asserted on the leading edge of the strobe.
5.
The VLBUS-like synchronous interface uses BCLK, ADSN, and SWR and CYCLEN to control read and write
operations and generate SRDYN to insert the wait state, if necessary, when VLBUSN = 0. For read, the data must
be held until RDYRTNN is asserted.
6.
The EISA-like burst transfer is supported using synchronous interface signals and DATACSN when I/O signal
VLBUSN = 1. Both the system/host/memory and KSZ8842M are capable of inserting wait states. To set the
system/host/memory to insert a wait state, assert RDYRTNN signal. To set the KSZ8842M to insert a wait state,
assert SRDYN signal.
Queue Management Unit (QMU)
The Queue Management Unit (QMU) manages packet traffic between the MAC/PHY interface and the system host. It has
built-in packet memory for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue). Each
queue contains 4KB of memory for back-to-back, non-blocking frame transfer performance. It provides a group of control
registers for system control, frame status registers for current packet transmit/receive status, and interrupts to inform the
host of the real time TX/RX status.
Transmit Queue (TXQ) Frame Format
The frame format for the transmit queue is shown in the following Table 3. The first word contains the control information
for the frame to transmit. The second word is used to specify the total number of bytes of the frame. The packet data
follows. The packet data area holds the frame itself. It may or may not include the CRC checksum depending on whether
hardware CRC checksum generation is enabled.
Multiple frames can be pipelined in both the transmit queue and receive queue as long as there is enough queue memory,
thus avoiding overrun. For each transmitted frame, the transmit status information for the frame is located in the TXSR
register.
Packet Memory
Address Offset
Bit 15
Bit 0
2
nd Byte
1
st Byte
0
Control Word
2
Byte Count
4 - up
Packet Data
(maximum size is 1916)
Table 3: Transmit Queue Frame Format
Since multiple packets can be pipelined into the TX packet memory for transmit, the transmit status reflects the status of
the packet that is currently being transferred on the MAC interface (which may or may not be the last queued packet in the
TX queue).
The transmit control word is the first 16-bit word in the TX packet memory, followed by a 16-bit byte count. It must be
word aligned. Each control word corresponds to one TX packet. Table 4 gives the transmit control word bit fields.
相关PDF资料 |
PDF描述 |
|---|---|
| 222K121-12-0 | BOOT MOLDED |
| NLCV32T-680K-PF | INDUCTOR POWER 68UH 1210 |
| 0210490359 | CABLE JUMPER 1.25MM .229M 28POS |
| 101-1218 | KIT APPLCTN RABBITCORE RCM4010 |
| 0982660995 | CBL 29POS 0.5MM JMPR TYPE A 5" |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8842-16MVL | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL TR | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVL-EVAL | 功能描述:BOARD EVALUATION KSZ8842-16MVL RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| KSZ8842-16MVLI | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8842-16MVLI TR | 功能描述:以太网 IC 2-Port Ethernet Switch/Repeater + Generic (8, 16-bit) bus interface(Lead Free) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。