参数资料
型号: KSZ8864RMNI
厂商: Micrel Inc
文件页数: 80/111页
文件大小: 0K
描述: IC ETHERNET SWITCH 4PORT 64QFN
特色产品: KSZ8864RMN Ethernet Switches
标准包装: 348
系列: *
其它名称: 576-3995
PIC16C9XX
DS30444E - page 70
1997 Microchip Technology Inc.
11.2.2
ADDRESSING I2C DEVICES
There are two address formats. The simplest is the 7-bit
address format with a R/W bit (Figure 11-9). The more
complex is the 10-bit address with a R/W bit
(Figure 11-10). For 10-bit address format, two bytes
must be transmitted with the rst ve bits specifying this
to be a 10-bit address.
FIGURE 11-9: 7-BIT ADDRESS FORMAT
FIGURE 11-10: I2C 10-BIT ADDRESS
FORMAT
11.2.3
TRANSFER ACKNOWLEDGE
All data must be transmitted per byte, with no limit to the
number of bytes transmitted per data transfer. After
each byte, the slave-receiver generates an acknowl-
edge bit (ACK) (Figure 11-11). When a slave-receiver
doesn’t acknowledge the slave address or received
data, the master must abort the transfer. The slave
must leave SDA high so that the master can generate
the STOP condition (Figure 11-8).
S
R/W ACK
Sent by
Slave
slave address
S
R/W
Read/Write pulse
MSb
LSb
Start Condition
ACK
Acknowledge
S 1 1 1 1 0 A9 A8 R/W ACK A7 A6 A5 A4 A3 A2 A1 A0 ACK
sent by slave
= 0 for write
S
R/W
ACK
- Start Condition
- Read/Write Pulse
- Acknowledge
FIGURE 11-11: SLAVE-RECEIVER
ACKNOWLEDGE
If the master is receiving the data (master-receiver), it
generates an acknowledge signal for each received
byte of data, except for the last byte. To signal the end
of data to the slave-transmitter, the master does not
generate an acknowledge (not acknowledge). The
slave then releases the SDA line so the master can
generate the STOP condition. The master can also
generate the STOP condition during the acknowledge
pulse for valid termination of data transfer.
If the slave needs to delay the transmission of the next
byte, holding the SCL line low will force the master into
a wait state. Data transfer continues when the slave
releases the SCL line. This allows the slave to move the
received data or fetch the data it needs to transfer
before allowing the clock to start. This wait state tech-
nique can also be implemented at the bit level,
Figure 11-12. The slave will inherently stretch the clock,
when it is a transmitter, but will not when it is a receiver.
The slave will have to clear the SSPCON<4> bit to
enable clock stretching when it is a receiver.
S
Data
Output by
Transmitter
Data
Output by
Receiver
SCL from
Master
Start
Condition
Clock Pulse for
Acknowledgment
not acknowledge
acknowledge
1
2
8
9
FIGURE 11-12:
DATA TRANSFER WAIT STATE
1
2
7
8
9
1
2
3
8
9
P
SDA
SCL
S
Start
Condition
Address
R/W
ACK
Wait
State
Data
ACK
MSB
acknowledgment
signal from receiver
acknowledgment
signal from receiver
byte complete
interrupt with receiver
clock line held low while
interrupts are serviced
Stop
Condition
相关PDF资料
PDF描述
KSZ8873FLLI IC ETHERNET SWITCH 3PORT 64LQFP
KSZ8873MLLJ IC ETHERNET SWITCH 3PORT 64LQFP
KSZ8873MMLI IC ETHERNET SWITCH 3PORT 64LQFP
KSZ8893FQL IC SWITCH FAST ETH 3PORT 128PQFP
KSZ8895MQI IC ETHERNET SWITCH 5PORT 128PQFP
相关代理商/技术参数
参数描述
KSZ8864RMNU 功能描述:以太网 IC 4-Port 10/100BT Switch with MII/RMII (Automotive) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8864RMNU TR 制造商:Micrel Inc 功能描述:IC ETHERNET SWITCH 4PORT 64MLF
KSZ8873FLL 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 2x FX Ports - Lead free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
KSZ8873FLL-EVAL 功能描述:以太网开发工具 3-Port Fast Ethernet Switch with 2x FX Ports - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
KSZ8873FLLI 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 2x FX Ports (Industrial Grade) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray