参数资料
型号: LC5512MC-75FN484I
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: PLD
中文描述: EE PLD, 9.5 ns, PBGA484
封装: LEAD FREE, FPBGA-484
文件页数: 61/95页
文件大小: 923K
代理商: LC5512MC-75FN484I
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
64
0
96N
M12
M23
O23
M13
196
B5
A10
0
96P
M10
M22
O22
M11
197
A3
A9
0
97N
M8
M21
O21
M9
198
B4
C9
0
97P
M6
M20
O20
M7
199
B3
D9
0
98N
M5
M19
O19
200
C5
F9
0
98P
M4
M18
O18
201
C6
E9
0
99N
M2
M1
O1
M3
202
D5
A8
——
VCCO0
——
VCCO0
0
99P
M0
O0
M1
203
D6
B8
GND (Bank 0)
GND (Bank 0) GND (Bank 0)
0100N
N30
O29
N31
A7
0100P
N28
O28
N29
B7
0101N
N26
O27
N27
A5
0101P
N24
O26
N25
B5
0102N
N22
O25
N23
B6
0102P
N21
O24
C7
0103N
N20
O23
E8
0103P
N18
O22
N19
E7
0104N
N16
O21
N17
E6
0104P
N14
O20
N15
D6
0105N
N12
O19
N13
D8
——
VCCO0
204
VCCO0
0105P
N10
O18
N11
F8
GND (Bank 0)
205
GND (Bank 0) GND (Bank 0)
0
106N
N8
O17
N9
F7
0
106P
N6
O16
N7
D7
0
107N
N5
O15
206
A2
C6
0
107P
N4
O14
207
B2
C5
0
108N
N2
O13
N3
C4
0
108P
N0
O12
N1
D5
1. Not available for differential pair.
Global Clock LVDS pair options: GCLK0 and GCLK1, as well as GCLK2 and GCLK3, can be paired together to
receive differential clocks; where GCLK0 and GCLK3 are the positive LVDS inputs.
ispXPLD 5512MX Logic Signal Connections (Continued)
sysIO
Bank
LVDS
Pair
Primary Macrocell/
Function
Alternate Outputs
Alternate
Input
208 PQFP
Pin Number
256 fpBGA
Ball Number
484 fpBGA
Ball Number
Macrocell 1 Macrocell 2
相关PDF资料
PDF描述
LC5256MC-4FN256C
LC5512MC-45FN256C
LC5768MC-5FN484C
LC5512MC-45FN484C
LC51024MB-75FN672I
相关代理商/技术参数
参数描述
LC5512MC-75FN672C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-75FN672I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5512MC-75Q208C 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC5512MC-75Q208I 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM EXPANDED LOG RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC5512MC-75Q256C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family