参数资料
型号: LC7218M
元件分类: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24
封装: MFP-24
文件页数: 13/16页
文件大小: 282K
代理商: LC7218M
Pin Functions
Note: * The high and low level input voltages for the CE, CL, DI, IN0 and IN1 pins are VIH = 2.2 to 6.5 V and VIL = 0 to 0.7 V, regardless of the power
supply voltage VDD.
No. 4758-6/16
LC7218, 7218M, 7218JM
Pin No.
Symbol
I/O
Type
Function
1
24
19
18
21
22
6
20
23
2
4
3
5
XIN
XOUT
FMIN
AMIN
PD1
PD2
SYC
VDD
VSS
CE
CL
DI
DO
Input
Output
Input
Three-state
N-channel
open drain
Input*
Output
(N-channel
open drain)
Xtal OSC
Local oscillator signal
input
Local oscillator signal
input
Charge pump outputs
Controller clock
Power supply
Ground
Chip enable
Clock
Input data
Output data
Connections for a 7.2 MHz crystal oscillator
FMIN is selected when DV in the serial input data is set to 1.
Input frequency range: 10 to 130 MHz (70 mVrms minimum)
The signal passes through an internal divide-by-two prescaler and is then supplied to
the swallow counter.
Although the divisor setting is in the range 256 to 65,536, the actual divisor will be twice
the set value due to the presence of the internal divide-by-two prescaler.
AMIN is selected when DV in the serial input data is set to 0.
When SP in the serial input data is set to 1:
— Input frequency range: 2 to 40 MHz (70 mVrms minimum).
— The signal is supplied directly to the swallow counter without passing through the
internal divide-by-two prescaler.
— The divisor setting is in the range 256 to 65,536 and the actual divisor will be the
value set.
When SP in the serial input data is set to 0:
— Input frequency range: 0.5 to 10 MHz (70 mVrms minimum).
— The signal is supplied directly to a 12-bit programmable divider.
— The divisor setting is in the range 4 to 4,096 and the actual divisor will be the
value set.
PLL charge pump outputs. High levels are output from PD1 and PD2 when the local
oscillator frequency divided by n is higher than the reference frequency, and low levels
are output when that frequency is lower than the reference frequency.
These pins go to the floating state when the frequencies agree.
SYC is a controller clock source. The LC7218 outputs a 400 kHz 66% duty signal
from this pin after power is applied.
The LC7218 power supply pin. A voltage of between 4.5 and 6.5 V must be provided
when the PLL is operating. The supply voltage can be lowered to 3.5 V when only
operating the crystal oscillator circuit to acquire the controller clock and the clock time
base outputs.
The LC7218 ground pin
This pin must be set high when inputting serial data (via DI) or when outputting serial
data (via DO).
The clock input used for data signal synchronization during serial data input (via DI) or
output (via DO).
Input pin used when transferring serial data from the controller to the LC7218.
A total of 36 bits of data must be supplied to set up the LC7218 initial state.
Output pin used when transferring serial data to the controller from the LC7218.
A total of 28 bits from an internal shift register can be output in synchronization with the
CL signal.
Continued on next page.
相关PDF资料
PDF描述
LIS3L02AS5 SPECIALTY ANALOG CIRCUIT, PDSO24
LIS3L02AS5TR SPECIALTY ANALOG CIRCUIT, PDSO24
LIS3L02DS SPECIALTY ANALOG CIRCUIT, PDSO24
LIS3LV02DL SPECIALTY ANALOG CIRCUIT, PBGA16
LM10010SD SWITCHING REGULATOR, PDSO10
相关代理商/技术参数
参数描述
LC7218M-TLM-E 制造商:Sony Semiconductor Solutions Division 功能描述:
LC7219 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizers
LC72191 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners
LC72191JM 制造商:SANYO 制造商全称:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Stereo Tuners
LC72191JMA-AH 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel