LCMXO640E-4TN144I (Lattice) PDF资料下载 Datasheet(15/88 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录19813 > LCMXO640E-4TN144I (Lattice Semiconductor Corporation)IC FPGA 640LUTS 144TQFP PDF资料下载

参数资料

型号：	LCMXO640E-4TN144I
厂商：	Lattice Semiconductor Corporation
文件页数：	15/88页
文件大小：	0K
描述：	IC FPGA 640LUTS 144TQFP
标准包装：	60
系列：	MachXO
可编程类型：	系统内可编程
最大延迟时间 tpd(1)：	4.2ns
电压电源 - 内部：	1.14 V ~ 1.26 V
宏单元数：	320
输入/输出数：	113
工作温度：	-40°C ~ 100°C
安装类型：	表面贴装
封装/外壳：	144-LQFP
供应商设备封装：	144-TQFP（20x20）
包装：	托盘

Architecture

MachXO Family Data Sheet

The EBR memory supports three forms of write behavior for single or dual port operation:

1. Normal – data on the output appears only during the read cycle. During a write cycle, the data (at the current

address) does not appear on the output. This mode is supported for all data widths.

2. Write Through – a copy of the input data appears at the output of the same port. This mode is supported for

all data widths.

3. Read-Before-Write – when new data is being written, the old contents of the address appears at the output.

This mode is supported for x9, x18 and x36 data widths.

FIFO Configuration

The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out,

RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The

Full and Almost Full flags are registered with CLKW. The Empty and Almost Empty flags are registered with CLKR.

The range of programming values for these flags are in Table 2-7.

Table 2-7. Programmable FIFO Flag Ranges

Flag Name

Full (FF)

Almost Full (AF)

Almost Empty (AE)

Empty (EF)

Programming Range

1 to (up to 2 N -1)

1 to Full-1

1 to Full-1

0

N = Address bit width

The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset

that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO flags in their initial reset

state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in

the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the

FIFO.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchro-

nously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respec-

tively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both

ports are as shown in Figure 2-13.

2-12

相关PDF资料	PDF描述
RBM06DTKH-S288	CONN EDGECARD 12POS .156 EXTEND
RBM06DTKD-S288	CONN EDGECARD 12POS .156 EXTEND
GMM06DRKH-S13	CONN EDGECARD 12POS .156 EXTEND
MC33363BDWG	IC OFFLINE SWIT PWM HV 16SOIC
VI-B7H-CY-F4	CONVERTER MOD DC/DC 52V 50W

相关代理商/技术参数	参数描述
LCMXO640E-5B256C	功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 159 I/O 1.2V -5 SPD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640E-5BN256C	功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 159 I/O 1.2V -5 SPD RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640E-5F256C	功能描述:CPLD - 复杂可编程逻辑器件 Use LCMXO640E-5FT256 RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640E-5FN256C	功能描述:CPLD - 复杂可编程逻辑器件 Use LCMXO640E-5FTN25 RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LCMXO640E-5FT256C	功能描述:CPLD - 复杂可编程逻辑器件 640 LUTs 159 IO 1.2V -5 Spd RoHS:否制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*