- 您现在的位置：买卖IC网 > PDF目录378649 > LF3330QC12 (LOGIC DEVICES INC) Vertical Digital Image Filter PDF资料下载
参数资料
| 型号： | LF3330QC12 |
| 厂商： | LOGIC DEVICES INC |
| 元件分类： | 数字信号处理外设 |
| 英文描述： | Vertical Digital Image Filter |
| 中文描述： | 12-BIT, DSP-DIGITAL FILTER, PQFP100 |
| 封装： | PLASTIC, QFP-100 |
| 文件页数： | 7/15页 |
| 文件大小： | 138K |
| 代理商： | LF3330QC12 |
DEVICES INCORPORATED
Video Imaging Products
7
LF3330
Vertical Digital Image Filter
11/08/2001–LDS.3330-M
ADDR
1
DATA
1
ADDR
2
CONFIGURATION REGISTER
CLK
LD
CF
11-0
W2
W1: Configuration Register loaded with new data on this rising clock edge.
W2: Select Register loaded with new data on this rising clock edge.
PAUSE
DATA
1
SELECT REGISTER
W1
Limiting
A n output limiting function is
provided for the output of the
filter. The limit registers deter-
mine the valid range of output
values when limiting is enabled
(Bit 0 in Configuration Register 2).
There are sixteen 32-bit limit
registers. RSL
3-0
determines
which limit register is used during
the limit operation. A value of 0
on RSL
3-0
selects limit register 0.
A value of 1 selects limit register 1
and so on. Each limit register
contains both an upper and lower
limit value. If the value fed to the
limiting circuitry is less than the
lower limit, the lower limit value
is passed as the filter output. If
the value fed to the limiting
circuitry is greater than the upper
limit, the upper limit value is
passed as the filter output. RSL
3-0
may be changed every clock cycle
if desired. This allows the limit
range to be changed every clock
cycle. This is useful when filtering
interleaved data. When loading
limit values into the device, the
upper limit must be greater than
the lower limit. Limit register
loading is discussed in the LF
Interface
TM
section.
Coefficient Banks
The coefficient banks store the
coefficients which feed into the
multipliers in the filter. There is a
separate bank for each multiplier.
Each bank can hold 256 12-bit
coefficients. The banks are loaded
using the LF Interface
TM
. Coefficient
bank loading is discussed in the
LF Interface
TM
section.
Configuration and Control Registers
The configuration registers deter-
mine how the LF3330 operates.
Tables 2 through 5 show the formats
of the four configuration registers.
There are three types of control
registers: round, select, and limit.
There are sixteen round registers.
Each round register is 32 bits wide.
RSL
3-0
determines which round
register is used for rounding.
There are sixteen select registers.
Each select register is 5 bits wide.
RSL
3-0
determines which select
register is used for the select cir-
cuitry.
There are sixteen limit registers.
Each limit register is 32 bits wide
and stores both an upper and lower
limit value. The lower limit is
stored in bits 15-0 and the upper
F
IGURE
9. C
ONFIGURATION
AND
S
ELECT
R
EGISTER
L
OADING
S
EQUENCE
WITH
PAUSE I
MPLEMENTATION
F
IGURE
8. C
OEFFICIENT
B
ANK
L
OADING
S
EQUENCE
WITH
PAUSE I
MPLEMENTATION
ADDR
1
COEF
0
COEF
1
COEFFICIENT SET 1
CLK
CF
11-0
PAUSE
COEF
7
LD
W1: Configuration Register loaded with new data on this rising clock edge.
W1
相关PDF资料 |
PDF描述 |
|---|---|
| LF3330QC15 | Vertical Digital Image Filter |
| LF43168 | Dual 8-Tap FIR Filter |
| LF43168JC15 | Digital Filter |
| LF43168JC22 | Digital Filter |
| LF43168JC30 | Digital Filter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LF3330QC15 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:Vertical Digital Image Filter |
| LF3330QC18 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF3330QC25 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter |
| LF3338 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:8-Bit Vertical Digital Image Filter |
| LF3338QC12 | 制造商:LOGIC 制造商全称:LOGIC 功能描述:8-Bit Vertical Digital Image Filter |
发布紧急采购，3分钟左右您将得到回复。