参数资料
型号: LF3330QC15
厂商: LOGIC DEVICES INC
元件分类: 数字信号处理外设
英文描述: Vertical Digital Image Filter
中文描述: 12-BIT, DSP-DIGITAL FILTER, PQFP100
封装: PLASTIC, QFP-100
文件页数: 4/15页
文件大小: 138K
代理商: LF3330QC15
DEVICES INCORPORATED
LF3330
Vertical Digital Image Filter
4
Video Imaging Products
11/08/2001–LDS.3330-M
ACC — Accumulator Control
When ACC is HIGH, the accumulator
is enabled for accumulation and the
accumulator output register is
disabled for loading. When ACC is
LOW, no accumulation is performed
and the accumulator output register
is enabled for loading. ACC is
latched on the rising edge of CLK.
SHEN — Shift Enable
SHEN enables or disables the
loading of data into the input/
cascade registers and the line
buffers. When SHEN is LOW, data
is loaded into the input/ cascade
registers and shifted through the
line buffers on the rising edge of
CLK. When SHEN is HIGH, data
can not be loaded into the input/
cascade registers or shifted through
the line buffers and their contents
will not be changed.
RSL
3-0
— Round/Select/Limit Control
RSL
3-0
determines which of the
sixteen user-programmable round/
select/ limit registers are used in the
round/ select/ limit circuitry. A
value of 0 on RSL
3-0
selects round/
select/ limit register 0. A value of 1
selects round/ select/ limit register 1
and so on. RSL
3-0
is latched on the
rising edge of CLK (see the round,
select, and limit sections for a
complete discussion).
OED — DOUT Output Enable
When OED is LOW, DOUT
15-0
is
enabled for output. When OED is
HIGH, DOUT
15-0
is placed in a
high-impedance state.
OEC — COUT Output Enable
When OEC is LOW, COUT
15-0
is
enabled for output. When OEC is
HIGH, COUT
15-0
is placed in a high-
impedance state.
BITS
FUNCTION
DESCRIPTION
0
Limit Enable
0: Limiting Disabled
1: Limiting Enabled
11-1
Reserved
Must be set to “0”
T
ABLE
4.
C
ONFIGURATION
R
EGISTER
2 – A
DDRESS
202H
BITS
FUNCTION
DESCRIPTION
0
Cascade Mode
0: First Device
1: Cascaded Device
11-1
Reserved
Must be set to “0”
T
ABLE
5.
C
ONFIGURATION
R
EGISTER
3 – A
DDRESS
203H
BITS
FUNCTION
DESCRIPTION
11-0
Line Buffer Length
See Line Buffer Description Section
T
ABLE
2.
C
ONFIGURATION
R
EGISTER
0 – A
DDRESS
200H
BITS
FUNCTION
DESCRIPTION
0
Line Buffer Mode
0: Delay Mode
1: Recirculate Mode
1
Line Buffer Load
0: Normal Load
1: Parallel Load
2
Odd and Even Field
0: VB Port Disabled
Filtering Port Enable
1: VB Port Enabled
3
Odd and Even Field
0: VB Line Buffer Disabled
Filtering Line Buffer Enable
1: VB Line Buffer Enabled
11-4
Reserved
Must be set to “0”
T
ABLE
3.
C
ONFIGURATION
R
EGISTER
1 – A
DDRESS
201H
F
IGURE
4. RSL C
IRCUITRY
R
R
32
L
L
32
4
RSL
3-0
RND
LIMIT
32
16
16
RSL CIRCUITRY
DATA IN
32
DATA OUT
S
S
5
SELECT
相关PDF资料
PDF描述
LF43168 Dual 8-Tap FIR Filter
LF43168JC15 Digital Filter
LF43168JC22 Digital Filter
LF43168JC30 Digital Filter
LF43168QC15 Dual 8-Tap FIR Filter
相关代理商/技术参数
参数描述
LF3330QC18 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF3330QC25 制造商:未知厂家 制造商全称:未知厂家 功能描述:Digital Filter
LF3338 制造商:LOGIC 制造商全称:LOGIC 功能描述:8-Bit Vertical Digital Image Filter
LF3338QC12 制造商:LOGIC 制造商全称:LOGIC 功能描述:8-Bit Vertical Digital Image Filter
LF3347 制造商:LOGIC 制造商全称:LOGIC 功能描述:High-Speed Image Filter with Coefficient RAM