- 您现在的位置：买卖IC网 > PDF目录67755 > LM12L438CIWMX (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PDSO28 PDF资料下载
参数资料
| 型号： | LM12L438CIWMX |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封装： | SOP-28 |
| 文件页数： | 52/80页 |
| 文件大小： | 1552K |
| 代理商： | LM12L438CIWMX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
70 Digital Interface (Continued)
Burst read cycle
A burst read cycle starts the same way
as a single read cycle but the B bit in the command byte is
set to one indicating a burst read cycle Following the com-
mand byte the data is output on the RXD line as long as the
DAS receives TXD clock from the system To tell the DAS
when a burst read cycle is completed CS should be set high
after the 8th and before the 15th SCLK cycle during the last
data byte transfer (see
Figure 13c ) After CS high is detect-
ed and the last data bit is transferred the DAS is ready for a
new communication cycle to begin
The timing diagrams in
Figure 13 show the transfer of data
in packets of 8 bits (bytes) This represents the way the
serial ports of the 8051 family of microcontrollers produce
the serial clock and data The DAS does not require a gap
between
the
first
and
second
bytes
of
the
data
16 continuous clock cycles will transfer the data word How-
ever there should be a gap equal to 3 CLK (the DAS main
clock input not the TXD clock) cycles between the end of
the command byte and the start of the data during a read
cycle This is not concerned in most systems for two rea-
sons First the processor generally has some inherent gap
between byte transfers Second the TXD frequency is usu-
ally significantly slower than the CLK frequency For exam-
ple an 8051 processor with 12 MHz crystal generates a
TXD of 1 MHz If the DAS is running with 6 MHz CLK there
are 6 cycles of CLK within each cycle of TXD and the re-
quirement is satisfied even if TXD comes continuously after
command byte The user should pay attention to this re-
quirement if running the TXD with a speed near or higher
than CLK
TLH11879 – 40
(a) Write Cycle
Idle State of SCLK e 1 Data Shifted at the Rising Edge of the SCLK
TLH11879 – 41
(b) Read Cycle
Idle State of SCLK e 1 Data Shifted at the Rising Edge of the SCLK
FIGURE 13 Timing Diagrams for LM12434 and LM12 L 438 8051 Serial Interface Mode
56
相关PDF资料 |
PDF描述 |
|---|---|
| LM20323AMHX | 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20 |
| LM20323AMHE | 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20 |
| LM20323AMH | 6 A SWITCHING REGULATOR, 570 kHz SWITCHING FREQ-MAX, PDSO20 |
| LM22677QTJ-5.0 | 8.75 A SWITCHING REGULATOR, 600 kHz SWITCHING FREQ-MAX, PSSO7 |
| LM22677QTJE-5.0 | 8.75 A SWITCHING REGULATOR, 600 kHz SWITCHING FREQ-MAX, PSSO7 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LM12L454CIV | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| LM12L458 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration |
| LM12L458_06 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:12-Bit + Sign Data Acquisition System with Self-Calibration |
| LM12L458CIV | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| LM12L458CIV/NOPB | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。