- 您现在的位置：买卖IC网 > PDF目录44573 > LM98640W-MPR (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, CQFP68 PDF资料下载
参数资料
| 型号： | LM98640W-MPR |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, CQFP68 |
| 封装： | CERAMIC, QFP-68 |
| 文件页数： | 18/50页 |
| 文件大小： | 1688K |
| 代理商： | LM98640W-MPR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
30064709
FIGURE 8. Typical CCD Waveform and LM98640QML Input Clamp Signal (CLPIN)
Sample and Hold Mode Biasing
Proper DC biasing of the CCD waveform in Sample and Hold
mode is critical for realizing optimal operating conditions. In
Sample/Hold Mode, the DC bias point of the input pin is typ-
ically set by actuating the input clamp switch (see Figure 7)
during optical black pixels which connects the input pins to
the VCLP pin DC voltage. The signal controlling this switch is
CLPIN. CLPIN is an external signal connected on the CLPIN
pin.
Actuating the input clamp will force the average value of the
CCD waveform to be centered around the VCLP DC voltage.
During Optical Black Pixels, the CCD output has roughly three
components. The first component of the pixel is a “Reset
Noise” peak followed by the Reset (or Pedestal) Level volt-
age, then finally the Black Level voltage signal. Taking the
average of these signal components will result in a final
“clamped” DC bias point that is close to the Black Level signal
voltage.
To provide a more precise DC bias point (i.e. a voltage closer
to the Black Level voltage), the CLPIN pulse can be “gated”
by the internally generated CLAMP clock. This resulting
CLPIN
GATED signal is the logical “AND” of the CLAMP and
CLPIN signals as shown in Figure 8. By using the CLPIN
GAT-
ED signal, the higher Reset Noise peak will not be included in
the clamping period and only the Pedestal Level components
of the CCD waveform will be centered around VCLP.
30064710
FIGURE 9. Sample and Hold Mode Simplified Input
Diagram
In Sample and Hold Mode, the impedance of the analog input
pins is dominated by the switched capacitance of the CDS/
Sample and Hold amplifier. The amplifier switched capaci-
tance, shown as C
S in Figure 9, and internal parasitic capac-
itances can be estimated by a single capacitor switched
between the analog input and the VCLP reference pin for
Sample and Hold mode. During each pixel cycle, the modeled
capacitor, C
SH, is charged to the OSX+ minus OSX- voltage
then discharged. The average input current at the OS
X- pin
can be calculated knowing the input signal amplitude and the
frequency of the pixel.
25
www.national.com
LM98640QML
相关PDF资料 |
PDF描述 |
|---|---|
| LMC555CBP/NOPB | PULSE; RECTANGULAR, 3 MHz, TIMER, PBGA8 |
| 5962-8950305PA | PULSE; RECTANGULAR, 3 MHz, TIMER, CDIP8 |
| LMC555M | PULSE; RECTANGULAR, 3 MHz, TIMER, PDSO8 |
| LMC555ENG | PULSE; RECTANGULAR, 3 MHz, TIMER, PDIP8 |
| LMH6580VSX | 8-CHANNEL, CROSS POINT SWITCH, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LM98704CCMT/NOPB | 制造商:Texas Instruments 功能描述: |
| LM98714 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output |
| LM98714BCMT | 制造商:Texas Instruments 功能描述:AFE Video 1ADC 16-Bit 3.3V 48-Pin TSSOP Rail |
| LM98714BCMT/NOPB | 功能描述:ADC / DAC多通道 16B,45MSPS Digital Copier AFE RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| LM98714BCMTX/NOPB | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。