- 您现在的位置：买卖IC网 > PDF目录12056 > LPC2106FHN48,551 (NXP Semiconductors)IC ARM7 MCU FLASH 128K 48-HVQFN PDF资料下载
参数资料
| 型号： | LPC2106FHN48,551 |
| 厂商： | NXP Semiconductors |
| 文件页数： | 15/41页 |
| 文件大小： | 0K |
| 描述： | IC ARM7 MCU FLASH 128K 48-HVQFN |
| 标准包装： | 260 |
| 系列： | LPC2100 |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 60MHz |
| 连通性： | I²C，Microwire，SPI，SSI，SSP，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 128KB（128K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 64K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 1.65 V ~ 3.6 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 包装： | 管件 |
| 配用： | 622-1019-ND - BOARD FOR LPC2106 48-LQFP 622-1008-ND - BOARD FOR LPC9103 10-HVSON 568-1756-ND - BOARD EVAL FOR LPC210X ARM MCU |
| 其它名称： | 568-1324 935274661551 LPC2106FHN48-S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
LPC2104_2105_2106_7
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 20 June 2008
22 of 41
NXP Semiconductors
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2,
it is insured that the PLL output has a 50 % duty cycle.The PLL is turned off and bypassed
following a chip Reset and may be enabled by software. The program must congure and
activate the PLL, wait for the PLL to Lock, then connect to the PLL as a clock source. The
PLL settling time is 100
s.
6.18.3 Reset and wake-up timer
Reset has two sources on the LPC2104/2105/2106: the RESET pin and Watchdog Reset.
The RESET pin is a Schmitt trigger input pin with an additional glitch lter. Assertion of
chip Reset by any source starts the wake-up timer (see wake-up timer description below),
causing the internal chip reset to remain asserted until the external Reset is de-asserted,
the oscillator is running, a xed number of clocks have passed, and the on-chip ash
controller has completed its initialization.
When the internal Reset is removed, the processor begins executing at address 0, which
is the Reset vector. At that point, all of the processor and peripheral registers have been
initialized to predetermined values.
The wake-up timer ensures that the oscillator and other analog functions required for chip
operation are fully functional before the processor is allowed to execute instructions. This
is important at power on, all types of Reset, and whenever any of the aforementioned
functions are turned off for any reason. Since the oscillator and other functions are turned
off during Power-down mode, any wake-up of the processor from Power-down mode
makes use of the wake-up timer.
The wake-up timer monitors the crystal oscillator as the means of checking whether it is
safe to begin code execution. When power is applied to the chip, or some event caused
the chip to exit Power-down mode, some time is required for the oscillator to produce a
signal of sufcient amplitude to drive the clock logic. The amount of time depends on
many factors, including the rate of VDD ramp (in the case of power on), the type of crystal
and its electrical characteristics (if a quartz crystal is used), as well as any other external
circuitry (e.g. capacitors), and the characteristics of the oscillator itself under the existing
ambient conditions.
6.18.4 Code security (Code Read Protection - CRP)
This feature of the LPC2104/2105/2106/01 allows the user to enable different levels of
security in the system so that access to the on-chip ash and use of the JTAG and ISP
can be restricted. When needed, CRP is invoked by programming a specic pattern into a
dedicated ash location. IAP commands are not affected by the CRP.
There are three levels of the Code Read Protection:
1. CRP1 disables access to the chip via the JTAG and allows partial ash update
(excluding ash sector 0) using a limited set of the ISP commands. This mode is
useful when CRP is required and ash eld updates are needed but all sectors can
not be erased.
2. CRP2 disables access to the chip via the JTAG and only allows full ash erase and
update using a reduced set of the ISP commands.
相关PDF资料 |
PDF描述 |
|---|---|
| VJ2225A471KBAAT4X | CAP CER 470PF 50V 10% NP0 2225 |
| VI-J4F-IY-F4 | CONVERTER MOD DC/DC 72V 50W |
| VJ2225A471KBBAT4X | CAP CER 470PF 100V 10% NP0 2225 |
| VE-JT0-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
| VI-J4F-IY-F3 | CONVERTER MOD DC/DC 72V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LPC2109 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN |
| LPC2109_11 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN |
| LPC2109FBD01 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN |
| LPC2109FBD64 | 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM7 64K FLASH LQFP64 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM7 64K FLASH, LQFP64 |
| LPC2109FBD64/00 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single-chip 16/32-bit microcontrollers; 64/128/256 kB ISP/IAP flash with 10-bit ADC and CAN |
发布紧急采购，3分钟左右您将得到回复。