- 您现在的位置：买卖IC网 > PDF目录377712 > LT1720CMS8 (LINEAR TECHNOLOGY CORP) Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs PDF资料下载
参数资料
| 型号： | LT1720CMS8 |
| 厂商： | LINEAR TECHNOLOGY CORP |
| 元件分类： | 运动控制电子 |
| 英文描述： | Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs |
| 中文描述： | DUAL COMPARATOR, 4500 uV OFFSET-MAX, 7 ns RESPONSE TIME, PDSO8 |
| 封装： | PLASTIC, MSOP-8 |
| 文件页数： | 16/28页 |
| 文件大小： | 317K |
| 代理商： | LT1720CMS8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
16
LT1720/LT1721
APPLICATIO
S I
N
FOR
ATIO
U
Timing Skews
For a number of reasons, the LT1720/LT1721’s superior
timing specifications make them an excellent choice for
applications requiring accurate differential timing skew.
The comparators in a single package are inherently well
matched, with just 300ps
t
PD
typical. Monolithic con-
struction keeps the delays well matched vs supply voltage
and temperature. Crosstalk between the comparators,
usually a disadvantage in monolithic duals and quads, has
minimal effect on the LT1720/LT1721 timing due to the
internal hysteresis, as described in the Speed Limits
section.
The circuits of Figure 11 show basic building blocks for
differential timing skews. The 2.5k resistance interacts
with the 2pF typical input capacitance to create at least
±
4ns delay, controlled by the potentiometer setting.
A differential and a single-ended version are shown. In the
differential configuration, the output edges can be smoothly
scrolled through
t = 0 with negligible interaction.
W
U
Figure 11. Building Blocks for Timing Skew Generation with the LT1720
LT1720
DIFFERENTIAL
±
4ns
RELATIVE SKEW
C
IN
C
IN
C
IN
C
IN
V
REF
2.5k
2.5k
INPUT
LT1720
0ns TO 4ns
SINGLE-ENDED
DELAY
C
IN
C
IN
1720/21 F11
V
REF
INPUT
C
IN
C
IN
–
+
–
+
–
+
–
+
3ns Delay Detector
It is often necessary to measure comparative timing of
pulse edges in order to determine the true synchronicity of
clock and control signals, whether in digital circuitry or in
high speed instrumentation. The circuit in Figure12 is a
delay detector which will output a pulse when signals X
and Y are out of sync (specifically, when X is high and Y is
low). Note that the addition of an identical circuit to detect
the opposite situation (X low and Y high) allows for full
skew detection.
Comparators U1A and U1B clean up the incoming signals
and render the circuit less sensitive to input levels and
slew rates. The resistive divider network provides level
shifting for the downstream comparator’s common mode
input range, as well as offset to keep the output low except
during a decisive event. When the upstream comparator’s
outputs can overcome the resistively generated offset
(and hysteresis), comparator U1C performs a Boolean
“X*_Y” function and produces an output pulse (see Fig-
ure13). The circuit will give full output response with
input delays down to 3ns and partial output response with
input delays down to 1.8ns. Capacitor C1 helps ensure that
an imbalance of parasitic capacitances in the layout will
not cause common mode excursions to result in differen-
tial mode signal and false outputs.
1
1
Make sure the input levels at X and Y are not too close to the 0.5V threshold set by the R8–R9
divider. If you are still getting false outputs, try increasing C1 to 10pF or more. You can also look
for the problem in the impedance balance (R5 || R6 = R7) at the inputs of U1C. Increasing the offset
by lowering R5 will help reject false outputs, but R7 should also be lowered to maintain impedance
balance. For ease of design and parasitic matching, R7 can be replaced by two parallel resistors
equal to R5 and R6.
相关PDF资料 |
PDF描述 |
|---|---|
| LT1721IS | Dual/Quad, 4.5ns, Single Supply 3V/5V Comparators with Rail-to-Rail Outputs |
| LT1722 | Single, Dual, Quad 200MHz Low Noise Precision Op Amps |
| LT1723CMS8 | Single, Dual, Quad 200MHz Low Noise Precision Op Amps |
| LT1723CS8 | Single, Dual, Quad 200MHz Low Noise Precision Op Amps |
| LT1723IMS8 | Single, Dual, Quad 200MHz Low Noise Precision Op Amps |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT1720CMS8#PBF | 功能描述:IC COMP R-RINOUT DUAL 8-MSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 标准包装:1 系列:- 类型:通用 元件数:1 输出类型:CMOS，开路集电极，TTL 电压 - 电源，单路/双路(±):2.7 V ~ 5.5 V 电压 - 输入偏移（最小值）:7mV @ 5V 电流 - 输入偏压（最小值）:0.25µA @ 5V 电流 - 输出（标准）:84mA @ 5V 电流 - 静态（最大值）:120µA CMRR, PSRR（标准）:- 传输延迟（最大）:600ns 磁滞:- 工作温度:-40°C ~ 85°C 封装/外壳:SC-74A，SOT-753 安装类型:表面贴装 包装:剪切带 (CT) 产品目录页面:1268 (CN2011-ZH PDF) 其它名称:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| LT1720CMS8#PBF | 制造商:Linear Technology 功能描述:IC,VOLT COMPARATOR,DUAL,BIPOLAR,TSSOP,8P |
| LT1720CMS8#TR | 功能描述:IC COMP DUAL R-R 4MA 4.5NS 8MSOP RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| LT1720CMS8#TRPBF | 功能描述:IC COMP R-RINOUT DUAL 8-MSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
| LT1720CS8 | 功能描述:IC COMP R-RINOUT DUAL 8-SOIC RoHS:否 类别:集成电路 (IC) >> 线性 - 比较器 系列:UltraFast™ 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:通用 元件数:1 输出类型:CMOS，推挽式，满摆幅，TTL 电压 - 电源，单路/双路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 电压 - 输入偏移（最小值）:5mV @ 5.5V 电流 - 输入偏压（最小值）:1pA @ 5.5V 电流 - 输出（标准）:- 电流 - 静态（最大值）:24µA CMRR, PSRR（标准）:80dB CMRR，80dB PSRR 传输延迟（最大）:450ns 磁滞:±3mV 工作温度:-40°C ~ 85°C 封装/外壳:6-WFBGA，CSPBGA 安装类型:表面贴装 包装:管件 其它名称:Q3554586 |
发布紧急采购，3分钟左右您将得到回复。