参数资料
| 型号： | LT8500IUHH#TRPBF |
| 厂商： | Linear Technology |
| 文件页数： | 10/24页 |
| 文件大小： | 0K |
| 描述： | IC PWM GENERATOR 56-QFN |
| 标准包装： | 2,500 |
| 类型： | PWM 发生器 |
| PLL： | 无 |
| 主要目的： | LED 照明 |
| 输入： | CMOS，TTL |
| 输出： | CMOS，TTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 0.075 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 50MHz |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-WFQFN 裸露焊盘 |
| 供应商设备封装： | 56-QFN-EP（5x9） |
| 包装： | 带卷 (TR) |
LT8500
18
8500f
applicaTions inForMaTion
This section is illustrated with an LED dimming applica-
tion, but is relevant to other applications as well. The
LT8500 provides 48 PWM outputs, such as for driving
three LT3595A LED drivers. The LT8500 provides an LED
dot correction function using digital multiplication of the
correction register (COR) and the PWM update value,
which is prescaled by 2/3. This results in a dot corrected
PWM duty cycle. Optionally, the PWM update can be
written directly (unchanged) by setting the correction
register disable bit (CMD = 0x7X). When this bit is set,
the multiplication is bypassed and dot correction, if any,
must be calculated off-chip. The PWM duty cycle in this
case will be the nominal value sent in the update frame,
divided by 4096. The part provides a status frame with
OPENLED and COR data for each channel, and global state
data indicating self testing (such as for open LED’s), out-
of-sync error, phase-shift status, and direct data status.
The status frame is shifted out of the part whenever a new
frame is shifted in. An on-chip self test is available (CMD
= 0x5X) to determine which channel is responsible for a
fault, such as open LEDs. The OPENLED pin and self test
are especially suited for use with the LT3595A. In this
application, the self test will identify which channels have
opens in their LED strings. This Applications Information
section serves as a guideline for avoiding common pitfalls
for the typical application.
Setting Grayscale by PWM Updates
Although adjusting the LED current changes its luminous
intensity, or brightness, it will also affect the color match-
ing between LED channels by shifting the chromaticity
coordinate. The best way to adjust the brightness is to
control the amount of LED on/off time by pulse width
modulation (PWM).
The LT8500 can adjust the brightness for each channel
independently. The 12-bit PWM registers (PWMR), used
for grayscale (GS) dimming, results in 4095 different
brightness steps from 0% to 99.98%. The brightness
level, or PWM duty cycle, GSn% for channel n can be
calculated as:
GSn%=
GSRn(CALC)
4096
100%
where GSRn(CALC)is the nth calculated grayscale register
(same as PWMR) setting (GSRn(CALC) = 0 to 4052 with
dot correction enabled).
Setting Dot Correction
The LT8500 can adjust the PWM duty cycle for each chan-
nel independently. The duty cycle adjustment, also called
dot correction, is mainly used to calibrate the brightness
deviation between LED channels. The 6-bit (64 values) dot
correctionregisters(DCR,sameasCOR)adjusteachPWM
duty cycle from 0.5X to ~1.5X of the duty cycle, prescaled
by 2/3, sent to the grayscale register (GSR) according to
PWMOUTn = CHANn (NOM)
2
3
CORn + 32
64
where PWMOUTn is the nth PWM duty cycle, GSRn(NOM)
is the nominal grayscale value sent to the nth channel
and DCRn is the nth programmed dot correction setting
(DCRn = 0 to 63).
Cascading Devices and Determining Serial Data
Interface Clock
In a large LCD backlighting or LED display system, mul-
tiple LT8500 chips can be easily cascaded to drive all LED
drivers, such as the LT3595A, and their associated LED
strings. The LT8500 adopts a novel 5-wire topology, which
balances clock skew and eases PCB layout.
The time required to send a set of cascaded frames is 584
SCKI cycles per LT8500, plus another cycle time for LDI.
Assuming LDI is externally balanced, the minimum serial
data interface clock frequency SCK for a large display
system can be calculated as:
SCK = [(nCHIPS 584) + 1] REFRESH
where nCHIPS is the number of cascaded LT8500s and
REFRESH is the refresh rate of the whole system.
Status Frame Information
The status frame is captured and shifted out of SDO as a
new data frame shifts in on SDI. The format of a status
frame is shown in Figure 5. With the exception of the
diagnostic flags (SYC and NOL[48:1]), the data in the
status frame does not change without a command from
相关PDF资料 |
PDF描述 |
|---|---|
| LTC1096IN8#PBF | IC A/D CONV 8BIT SRL IN/OUT 8DIP |
| LTC1099ACN#PBF | IC A/D CONV 8BIT HI-SPEED 20-DIP |
| LTC1197IMS8#PBF | IC ADC 10BIT 500KHZ SHTDWN 8MSOP |
| LTC1198-1BCS8#PBF | IC ADC 8BIT 750KHZ SAMPL 8-SOIC |
| LTC1257IS8#TRPBF | IC D/A CONV 12BIT VOLT OUT 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LT-8501M | 制造商:Mencom 功能描述: |
| LT8582EDKD#PBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON（1.45x1） 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2 |
| LT8582EDKD#PBF | 制造商:Linear Technology 功能描述:DC/DC CONVRTER BOOST INVERTING SEPIC |
| LT8582EDKD#TRPBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 设计资源:Design Support Tool 标准包装:1 系列:- 类型:升压（升压） 输出类型:固定 输出数:1 输出电压:3V 输入电压:0.75 V ~ 2 V PWM 型:- 频率 - 开关:- 电流 - 输出:100mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-5 细型，TSOT-23-5 包装:剪切带 (CT) 供应商设备封装:TSOT-23-5 其它名称:AS1323-BTTT-30CT |
| LT8582IDKD#PBF | 功能描述:IC REG MULTI CONFIG ADJ 3A 24DFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 标准包装:250 系列:- 类型:降压（降压） 输出类型:固定 输出数:1 输出电压:1.2V 输入电压:2.05 V ~ 6 V PWM 型:电压模式 频率 - 开关:2MHz 电流 - 输出:500mA 同步整流器:是 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:6-UFDFN 包装:带卷 (TR) 供应商设备封装:6-SON（1.45x1） 产品目录页面:1032 (CN2011-ZH PDF) 其它名称:296-25628-2 |
发布紧急采购，3分钟左右您将得到回复。